Implementation of floating-point operations for 3D graphics on a coarse-grained reconfigurable architecture

Proceedings - 20th Anniversary IEEE International SOC Conference

Volumn , Issue , 2007, Pages 127-130

  Jo, Manhwee ^a   Prasad Arava, V K ^a   Yang, Hoonmo ^b   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

^b Core Logic Inc ^*

Author keywords

[No Author keywords available]

Indexed keywords

COLOR IMAGE PROCESSING; INTEGRATED CIRCUITS;

COARSE-GRAINED; FLOATING-POINT OPERATIONS;

EMBEDDED SYSTEMS;

EID: 51049094641     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCC.2007.4545442     Document Type: Conference Paper

References (9)

1. C. Park, Y. Kim, and K. Choi, "Domain-specific optimization of reconfigurable array architecture," in Proc. US-Korea Conference, 2005.
2. J. Davila, A. de Torres, J.M. Sanchez, M. Sanchez-Elez, N. Bagherzadeh, and F. Rivera, "Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (Morphosys)," in Proc. DATE Designers' Forum, 2006.
3. M.L. Anido, N. Tabrizi, H. Du, M. Sanchez-Elez, and N. Bagherzadeh, "Interactive Ray Tracing Using a SIMD Reconfigurable Architecture," in Proc. SBAC-PAD, 2002.
4. Y. Kim, M. Kiemb, C. Park, J. Jung, and K. Choi, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization," in Proc. DATE, 2005.
5. Y. Kim, I. Park, K. Choi, and Y. Paek, "Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture", in Proc. ISLPED, 2006.
6. H. Suzuki, H. Morinaka, H. Makino, Y. Nakase, K. Mashiko, and T. Sumi, "Leading one anticipatory logic for high-speed floating point addition," IEEE Journal of solid-state circuits, Aug. 1996.
7. S. Bass, G. Butler, R. Williams, F. Barlos, and D. Miller, "A bit-serial, floating point cordic processor in VLSI," in Proc. ICASSP, 1991.
8. V.Y. Pan, "Approximate polynomial gcds, pade approximation, polynomial zeros and bipartite graphs," in Proc. ACM-SIAM Symposium on Discrete Algorithms, 1998.
9. D.R. Lutz, C.N. Hinds, "Accelerating floating-point 3D graphics for vector microprocessors," in Proc. Asilomar Conference on Signals, Systems and Computers, 2003.