Pipelined data parallel task mapping/scheduling technique for MPSoC

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 69-74

  Hoeseok, Yang ^a   Soonhoi, Ha ^a  

^a Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

DATA PARALLEL; DATA PARALLELISM; INTEGER LINEAR PROGRAMMING; QUANTUM INSPIRED EVOLUTIONARY ALGORITHM; TASK PARALLELISM;

EVOLUTIONARY ALGORITHMS; INTEGER PROGRAMMING; LINEARIZATION;

HEURISTIC ALGORITHMS;

EID: 70350055226     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. D. Pham et al., "The design and implementation of a first-generation CELL processor-a multi-core SoC," In Proc. of ICICDT, pp. 49-52, May, 2005.
2. K. Asnovic et al., "The landscape of parallel computing research: A view from berkeley," Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley, 18, Dec. 2006.
3. Y-K. Kwok and I. Ahmad, "Benchmarking and comparison of the task graph scheduling algorithms," Journal of Parallel and Distributed Computing, 59(3), 1999.
4. E. S. H. Hou, N. Ansari, and H. Ren, "A Genetic Algorithm for Multiprocessor Scheduling," IEEE Transactions on Parallel and Distributed Systems, vol. 5, no.2, pp.113-120, Feb. 1994.
5. Robert P. Dick and Niraj K. Jha, "MOGAC: A Multiobjective Genetic Algorithm for the Co-Synthesis of Hardware-Software Embedded Systems," In Proceedings of ICCAD, p. 522, 1997.
6. P. Arato, S. Juhasz, Z.A. Mann, A. Orban, and D. Papp, "Hardware-software partitioning in embedded system design," IEEE International Symposium on Itelligent Signal Processing, pp. 197-202, Sep. 2003.
7. P. D. Hoang and J. M. Rabaey, "Scheduling of DSP Programs Onto Multiprocessors for Maximum Throughput," IEEE Trans. On Signal Processing, pp. 2225-2235, June 1993.
8. S. Bakshi and D. D. Gajski, "Partitioning and pipelining for performance-contrained hardware/software systems," IEEE Transactions on VLSI Systems, vol. 7, no. 4, pp. 419-432, Dec. 1999.
9. K. S. Chatha and R. Vemuri, "hardware-software partitioning and pipelined scheduling of transformative applications," IEEE Trans. on VLSI, 10(30), 2002.
10. L. Benini, D. Bertozzi, A. Guerri, and M. Milano, "Allocation and scheduling for mpsocs via decomposition and no-good generation," in Proc. of International Joint Conferences on Artificial Intelligence, 2005.
11. V. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory optimization and task scheduling for MPSoC architectures," in Proc. of CASES, 2006.
12. H. Yang and S. Ha, "ILP Based Data Parallel Multi-task Mapping/Scheduling Technique for MPSoC," in Proc. of ISOCC, pp. 134-137. Nov.2008.
13. K-H. Han and J-H. Kim, "Quantum-inspired Evolutionary Algorithm for a Class of Combinatorial Optimization," IEEE Trans. on Evolutionary Computation, IEEE Press, Vol. 6, No. 6, pp. 580-593, Dec. 2002.
14. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trasnsactions on Computers, vol. C-36, no. 1, pp. 24-35, Jan, 1987.