Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques

2008 International SoC Design Conference, ISOCC 2008

Volumn 1, Issue , 2008, Pages

  Lee, Ganghee ^a   Lee, Seokhyun ^a   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

Author keywords

Coarse grained reconfigurable architecture; Highlevel synthesis; Mapping

Indexed keywords

AUTOMATIC MAPPING; COARSE-GRAINED RECONFIGURABLE ARCHITECTURE; HIGHLEVEL SYNTHESIS; LOOP PIPELINING; LOOP UNROLLING; MAPPING APPLICATIONS; PERFORMANCE ENHANCING; RECONFIGURABLE ARRAY; TEMPORAL MAPPINGS;

MAPPING; PROGRAMMABLE LOGIC CONTROLLERS;

CLOSED LOOP CONTROL SYSTEMS;

EID: 69949103700     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCDC.2008.4815655     Document Type: Conference Paper

References (13)

1. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho, "Morphosys: an integrated reconfigurable system for dataparallel and computation-intensive applications," IEEE Trans. on Computers, vol.49, pp. 465-481, May 2000. (Pubitemid 30897141)
2. PACT XPP Technologies, http://www.pactxpp.com.
3. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proc. of FPLA 2003.
4. Chameleon Systems Inc., http://www.chameleonsystems.com.
5. T. J. Callahan and J. Wawrzynek, "Instruction-level parallelism for reconfigurable computing," in Proc. Int. Workshop on FPL, 1998.
6. W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. P. Amarasinghe, "Space-time scheduling of instructionlevel parallelism on a RAW machine," in Proc. of ASPLOSV, 1998.
7. B. Mei, S. Vernalde, D. Verkest, H.D. Man, and R. Lauwereins, "DRESC: A retargetable compiler for coarse-grained reconfigurable architectures," in Proc. of ICFPT, 2002.
8. T. Toi, N. Nakamura, Y. Kato, T. Awashima, K. Wakabayashi, and L. Jing, "High-level synthesis challenges and solutions for a dynamically reconfigurable processor," in Proc. of ICCAD, 2006.
9. DSPStone benchmark, http://www.iss.rwthaachen.de/projekte/Tools/DSPSTONE/ dspstone.html.
10. Y. Kim, M. Kiemb, C. Park, J. Jung, and K. Choi, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domainspecific optimization," in Proc. of DATE, 2005.
11. Y. Kim, I. Park, K. Choi, and Y. Paek, "Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture," in Proc. of ISLPED, 2006.
12. The SUIF 1.x compiler system. http://suif.stanford.edu/suif/suif1/index. html.
13. K. Han and J. Kim, "Quantum-inspired evolutionary algorithms with a new termination criterion, Hεgate, and two phase scheme," in IEEE Transactions on Evolutionary Computation 8, Apr. 2004.