Architecture exploration of NAND flash-based multimedia card

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 218-223

  Kim, Sungchan ^a   Park, Chanik ^b   Ha, Soonhoi ^a  

^a Seoul National University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; COST REDUCTION; EMBEDDED SYSTEMS; EVOLUTIONARY ALGORITHMS; FLASH MEMORY; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; LARGE SCALE SYSTEMS; MULTIMEDIA SYSTEMS; PARAMETER ESTIMATION; SYSTEMS ANALYSIS; TESTING;

ARCHITECTURE EXPLORATION; ARCHITECTURE PARAMETERS; BUFFER SIZES; CASE STUDIES; COMMUNICATION ARCHITECTURES; CYCLE-ACCURATE; DESIGN PARAMETERS; DESIGN SPACES; MEMORY ALLOCATION; MULTIMEDIA CARD; NAND FLASH; OPTIMAL ARCHITECTURES; PERFORMANCE CONSTRAINTS; PRIMARY DESIGN; TRACE-DRIVEN SIMULATIONS;

ARCHITECTURAL DESIGN;

EID: 49749083963     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484689     Document Type: Conference Paper

References (16)

1. K. Lahiri, A. Raghunathan, and S. Dey, "Design space exploration for optimizing on-chip communication architectures," IEEE TCAD, vol. 23, no. 6, Jun. 2004.
2. S. Kim and S. Ha, "Efficient exploration of bus-based System-on-Chip architectures," IEEE TVLSI, vol. 14, no. 7, pp. 681-692, Jul. 2006.
3. S. Pasricha, N. Dutt, and M. Ben-Romdhane, "Constraint-driven bus matrix synthesis for MPSoC," in Proc. ASP-DAC, pp. 30-35, Jan. 2006.
4. S. Murali, L. Benini, and G. De Micheli, "An application-specific design methodology for on-chip crossbar generation," IEEE TCAD, vol. 26, no. 7, pp. 1283-1296, Jul. 2007.
5. F. Douglis, R. Caceres, F. Kaashoek, K. Li, B. Marsh, and J.A. Tauber, "Storage alternatives for mobile computers," in Proc. OSDI, pp. 25-37, Nov. 1994.
6. Gartner Dataquest, http://www.gartner.com/
7. RealView SoC Designer, ARM Inc., http://www.arm.com/products/DevTools/ SoCDesigner.html
8. S. Hong, S. Yoo, S. Lee, S Lee, H. J. Nam, B.-S. Yoo, J. Hwang, D. Song, J. Kim, J. Kim, H. Jin, K.-M. Choi, J.-T. Kong, and S. Eo, "Creation and utilization of a virtual platform for embedded software optimization: An industrial case study." in Proc. CODES+ISSS, pp. 235-240, Oct. 2006.
9. Y. Joo, Y. Choi, C. Park, S. Chung, E. Chung, and N. Chang, "Demand paging for OneNAND™ Flash eXecute-In-Place," in Proc. CODES+ISSS, pp. 229-234, Oct. 2006.
10. J.-U. Kang, J.-S. Kim, C. Park, H. Park, and J. Lee, "A multi-channel architecture for high-performance NAND flash-based storage system," in Journal of System Architecture, vol. 53, no. 9, pp. 644-658, Feb. 2007.
11. S. Min and E. Nam, "Current trends in flash memory technology," in Proc. ASP-DAC, pp. 332-333, Jan. 2006.
12. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 1983.
13. A. S. Fraser, "Simulation of genetic systems by automatic digital computers," Australian Journal of Biological Sciences, vol. 10, pp. 484-491, 1957.
14. ε Gate, and two phase scheme," IEEE TEVC, vol. 8, no. 2, pp. 156-169, Apr. 2004.
15. Multimedia Card Association and System Specification, http://www.mmca.org/home
16. SystemC Language Reference Manual, ver 2.1. (2005, May). http://www.systemc.org/web/sitedocs/lrm_2_1.html