Instruction-level parallelism for reconfigurable computing

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1482, Issue , 1998, Pages 248-257

  Callahan, Timothy J ^a   Wawrzynek, John ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTATION THEORY; COMPUTER CIRCUITS; COPROCESSOR; INDUCTIVE LOGIC PROGRAMMING (ILP); RECONFIGURABLE ARCHITECTURES; VERY LONG INSTRUCTION WORD ARCHITECTURE;

AUTOMATIC COMPILATION; INSTRUCTION LEVEL PARALLELISM; RECONFIGURABLE; RECONFIGURABLE COMPUTING; RECONFIGURABLE COPROCESSORS; VERY LONG INSTRUCTION WORDS;

C (PROGRAMMING LANGUAGE);

EID: 84956862926     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0055252     Document Type: Conference Paper

References (16)

1. L. Agarwal, M. Wazlowski, and S. Ghosh. An Asynchronous Approach to Efficient Execution of Programs on Adaptive Architectures Utilizing FPGAs. In Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 101-10. IEEE Comput. Soc. Press, 1994. AN4754552.
2. M. Aubury, I. Page, G. Randall, J. Saul, and R. Watts. Handel-C Language Reference Guide.
3. T.J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek. Rapid Module Mapping and Placement for FPGAs. In Proc. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 123-132, Monterey CA USA, 1998. ACM.
4. A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. In Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 31-9. IEEE Comput. Soc. Press, 1994.
5. J.G. Eldredge and B.L. Hutchings. Density Enhancement of a Neural Network Using FPGAs and Run-Time Reconfiguration. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 180-188, Napa, CA, Apr. 1994.
6. J.R. Ellis. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, MA, 1985.
7. J.A. Fisher and B.R. Rau. Instruction-Level Parallel Processing. In H.C. Torng and S. Vassiliadis, editors, Instruction-Level Parallel Processors, pages 41-49. IEEE Computer Society Press, 1995.
8. M. Gokhale and B. Schott. Data parallel C on a reconfigurable logic array. Journal of Supercomputing, pages 1-24, 1994.
9. S. Guccione and M. Gonzalez. A Data-Parallel Programming Model for Reconfigurable Architectures. In Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 79-87. IEEE Comput. Soc. Press, 1993.
10. M.W. Hall, J.M. Anderson, S.P. Amarasinghe, B.R. Murphy, S.-W. Liao, E. Bugnion, and M.S. Lam. Maximizing Multiprocessor Performance with the SUIF Compiler. IEEE Computer, Dec. 1996. See also http: //suif. stanford. edu/.
11. J. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA, Apr. 1997.
12. G. Holloway and C. Young. The Flow Analysis and Transformation Libraries of Machine SUIF. In Proceedings of the Second SUIF Compiler Workshop, Aug. 1997. Available from http: //www-suif. stanford. edu/suifconf/suifconf2/.
13. S. Mahlke, R. Hank, J. McCormick, D. August, and W. Hwu. A Comparison of Full and Partial Predicated Execution Support for ILP Processors. In Proceedings 22nd Annual International Symposium on Computer Architecture, pages 138-49, Santa Margherita Ligure, Italy, June 1995. ACM.
14. S. Mahlke, D. Lin, W. Chen, R. Hank, and R. Bringmann. Effective Compiler Support for Predicated Execution Using the Hyperblock. In Proceedings of the 25th International Symposium on Microarchitecture, pages 45-54, Dec. 1992.
15. I. Page and W. Luk. Compiling occam into FPGAs. In FPGAs. International Workshop on Field Programmable Logic and Applications, pages 271-283, Oxford, UK, Sept. 1991.
16. N. Wirth. Hardware Compilation: Translating Programs into Circuits. IEEE Computer, 31(6): 25-31, June 1998.