Pseudo-LIFO: The foundation of a new family of replacement policies for last-level caches

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2009, Pages 401-412

  Chaudhuri, Mainak ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

Author keywords

Chip multiprocessor; Last level cache; Replacement policy

Indexed keywords

ASSOCIATIVITY; CACHE BLOCKS; CACHE REPLACEMENT POLICY; CHIP-MULTIPROCESSOR; EXECUTION TIME; FOUR-CORE; L2 CACHE; LARGE CLASS; LAST IN FIRST OUTS; LIFE-TIMES; MULTI-THREADED PROGRAMS; MULTITHREADED; PARALLEL EXECUTION TIME; REPLACEMENT POLICY; SET-ASSOCIATIVE; SIMULATION RESULT; SINGLE-THREADED; STORAGE OVERHEAD; WORKING SET;

CACHE MEMORY; MULTIPROCESSING SYSTEMS; MULTIPROGRAMMING;

ASSOCIATIVE STORAGE;

EID: 76749083861     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1669112.1669164     Document Type: Conference Paper

References (16)

1. A. Basu et al. Scavenger: A New Last Level Cache Architecture with Global Block Priority. In Proc. of the 40th Intl. Symp. on Microarchitecture, pages 421-432, December 2007.
2. HP Labs. CACTI 4.2. Available at http://www.hpl.hp.com/personal/Norman Jouppi/cacti4.html.
3. Z. Hu, S. Kaxiras, and M. Martonosi. Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior. In Proc. of the 29th Intl. Symp. on Computer Architecture, pages 209-220, May 2002.
4. A. Jaleel et al. Adaptive Insertion Policies for Managing Shared Caches. In Proc. of the 17th Intl. Conf. on Parallel Architecture and Compilation Techniques, pages 208-219, October 2008.
5. N. P. Jouppi. Improving Direct-mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers. In Proc. of the 17th Intl. Symp. on Computer Architecture, pages 364-373, June 1990.
6. R. E. Kessler and M. D. Hill. Page Placement Algorithms for Large Real-indexed Caches. In ACM Transactions on Computer Systems, 10(4): 338-359, November 1992.
7. A-C. Lai, C. Fide, and B. Falsafi. Dead-block Prediction & Dead-block Correlating Prefetchers. In Proc. of the 28th Intl. Symp. on Computer Architecture, pages 144-154, June/July 2001.
8. J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proc. of the 24th Intl. Symp. on Computer Architecture, pages 241-251, June 1997.
9. H. Liu et al. Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache E ciency. In Proc. of the 41st Intl. Symp. on Microarchitecture, pages 222-233, November 2008.
10. M. K. Qureshi and Y. N. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In Proc. of the 39th Intl. Symp. on Microarchitecture, pages 423-432, December 2006.
11. M. K. Qureshi et al. Adaptive Insertion Policies for High Performance Caching. In Proc. of the 34th Intl. Symp. on Computer Architecture, pages 381-391, June 2007.
12. T. Sherwood et al. Automatically Characterizing Large Scale Program Behavior. In Proc. of the 10th Intl. Conf. on Architectural Support on Programming Languages and Operating Systems, pages 45-57, October 2002.
13. S. Srikantaiah, M. Kandemir, and M. J. Irwin. Adaptive Set Pinning: Managing Shared Caches in Chip Multiprocessors. In Proc. of the 13th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 135-144, March 2008.
14. D. K. Tam et al. RapidMRC: Approximating L2 Miss Rate Curves on Commodity Systems for Online Optimizations. In Proc. of the 14th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 121-132, March 2009.
15. Y. Xie and G. H. Loh. PIPP: Promotion/Insertion Pseudo-Partitioning of Multi-core Shared Caches. In Proc. of the 36th Intl. Symp. on Computer Architecture, pages 174-183, June 2009.
16. Z. Zhang, Z. Zhu, and X. Zhang. A Permutation-based Page Interleaving Scheme to Reduce Row-buffer Conicts and Exploit Data Locality. In Proc. of the 33rd Intl. Symp. on Microarchitecture, pages 32-41, December 2000.