메뉴 건너뛰기




Volumn , Issue , 2008, Pages 103-110

An efficient hardware-based multi-hash scheme for high speed IP lookup

Author keywords

[No Author keywords available]

Indexed keywords

HASH FUNCTIONS; HASH SCHEMES; HASHING TECHNIQUES; HIGH SPEEDS; INTERNET ROUTERS; IP LOOKUPS; KEY DESIGN PARAMETERS; LOOK-UP TABLES; MULTIPLE HASHES; POWER REQUIREMENTS; ROUTING TABLES; STORAGE EFFICIENCIES;

EID: 57849167541     PISSN: 15504794     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HOTI.2008.27     Document Type: Conference Paper
Times cited : (12)

References (24)
  • 1
    • 0035336453 scopus 로고    scopus 로고
    • A. Gallo, Meeting traffic demands with next-generation Internet infrastructure. Lightwave, 2001.
    • A. Gallo, "Meeting traffic demands with next-generation Internet infrastructure." Lightwave, 2001.
  • 2
    • 57849088674 scopus 로고    scopus 로고
    • I. D. T. Inc. http://www.idt.com/products/.
    • I. D. T. Inc. http://www.idt.com/products/.
  • 3
    • 57849116883 scopus 로고    scopus 로고
    • N. microsystems. http://www.netlogicmicro.com.
    • N. microsystems. http://www.netlogicmicro.com.
  • 4
    • 57849117875 scopus 로고    scopus 로고
    • M. Technology. http://www.micron.com.
    • M. Technology. http://www.micron.com.
  • 5
    • 24344481940 scopus 로고    scopus 로고
    • Tree bitmap: Hardware/software ip lookups with incremental updates
    • W. Eatherton et al. "Tree bitmap: Hardware/software ip lookups with incremental updates," ACM SIGCOMM Computer Communications Review, 34(2), 2004.
    • (2004) ACM SIGCOMM Computer Communications Review , vol.34 , Issue.2
    • Eatherton, W.1
  • 6
    • 0042238346 scopus 로고    scopus 로고
    • Efficient construction of multibit tries for ip lookup
    • August
    • L. Devroye, "Efficient construction of multibit tries for ip lookup," IEEE/ACM Transactions on Networking (TON), vol. 11, pp. 650-662, August 2003.
    • (2003) IEEE/ACM Transactions on Networking (TON) , vol.11 , pp. 650-662
    • Devroye, L.1
  • 7
    • 0032094174 scopus 로고    scopus 로고
    • Faster ip lookups using controlled prefix expansion
    • pp, June
    • V. Srinivasan and G. Varghese, "Faster ip lookups using controlled prefix expansion," pp. 1-10, ACM SIGMETRICS, June 1998.
    • (1998) ACM SIGMETRICS , pp. 1-10
    • Srinivasan, V.1    Varghese, G.2
  • 8
    • 33845913493 scopus 로고    scopus 로고
    • Chisel: A storage-efficient, collision-free hash-based network processing architecture
    • pp, June
    • V. J. J. Hasan, S. Cadambi and S. Chakradhar, "Chisel: A storage-efficient, collision-free hash-based network processing architecture," pp. 203-215, IEEE ISCA, June 2006.
    • (2006) IEEE ISCA , pp. 203-215
    • Hasan, V.J.J.1    Cadambi, S.2    Chakradhar, S.3
  • 9
    • 25844468554 scopus 로고    scopus 로고
    • Ipstash: A set-associative memory approach for efficient ip-lookup
    • pp
    • S. Kaxiras and G. Keramidas, "Ipstash: A set-associative memory approach for efficient ip-lookup," pp. 992-1001, IEEE Infocom, 2005.
    • (2005) IEEE Infocom , pp. 992-1001
    • Kaxiras, S.1    Keramidas, G.2
  • 11
    • 33847305617 scopus 로고    scopus 로고
    • Fast hash table lookup using extended bloom filter: An aid to network processing
    • pp, ACM Sigcomm, August
    • H. Song, S. Dharmapurikar, J. Turner, and J. Lockwood, "Fast hash table lookup using extended bloom filter: An aid to network processing," pp. 181-192, ACM Sigcomm, August 2005.
    • (2005) , pp. 181-192
    • Song, H.1    Dharmapurikar, S.2    Turner, J.3    Lockwood, J.4
  • 14
    • 27944489986 scopus 로고    scopus 로고
    • Ipstash: A power-efficient memory architecture for ip-lookup
    • pp, November
    • S. Kaxiras and G. Keramidas, "Ipstash: A power-efficient memory architecture for ip-lookup " pp. 361-373, IEEE Micro, November 2003.
    • (2003) IEEE Micro , pp. 361-373
    • Kaxiras, S.1    Keramidas, G.2
  • 16
    • 36949011387 scopus 로고    scopus 로고
    • Ca-ram: A high-performance memory substrate for search-intensive applications
    • pp, April
    • S. Cho, J. Martin, R. Xu, M. Hammoud, and R. Melhem, "Ca-ram: A high-performance memory substrate for search-intensive applications," pp. 230-241, IEEE ISPASS, April 2007.
    • (2007) IEEE ISPASS , pp. 230-241
    • Cho, S.1    Martin, J.2    Xu, R.3    Hammoud, M.4    Melhem, R.5
  • 17
    • 0026933085 scopus 로고
    • A Comparison of Hashing Schemes for Address Lookup in Computer Networks
    • pp
    • R. Jain, "A Comparison of Hashing Schemes for Address Lookup in Computer Networks," pp. 1570-1573, IEEE Transactions on Communications, 1992.
    • (1992) IEEE Transactions on Communications , pp. 1570-1573
    • Jain, R.1
  • 18
    • 0035015894 scopus 로고    scopus 로고
    • Using multiple hash functions to improve ip lookups, pp. 1454-1463
    • A. Broder and M. Mitzenmacher, "Using multiple hash functions to improve ip lookups," pp. 1454-1463, IEEE Infocom, 2001.
    • IEEE Infocom, 2001
    • Broder, A.1    Mitzenmacher, M.2
  • 19
    • 51349086895 scopus 로고    scopus 로고
    • The power of one move: Hashing schemes for hardware
    • M. M. A. Kirsch, "The power of one move: Hashing schemes for hardware," IEEE Infocom, 2008.
    • (2008) IEEE Infocom
    • Kirsch, M.M.A.1
  • 21
    • 0003245441 scopus 로고    scopus 로고
    • Analyzing the internet's bgp routing table
    • G. Huston, "Analyzing the internet's bgp routing table," The Internet Protocol Journal, vol. 4, 2001.
    • (2001) The Internet Protocol Journal , vol.4
    • Huston, G.1
  • 22
    • 19944429374 scopus 로고    scopus 로고
    • A 312-MHz 16-Mb Random-Cycle Embedded DRAM Macro With a Power-Down Data Retention Mode for Mobile Applications
    • Jan
    • J F. Morishita et al. "A 312-MHz 16-Mb Random-Cycle Embedded DRAM Macro With a Power-Down Data Retention Mode for Mobile Applications," IEEE J. Solid-State Circuits, Jan. 2005.
    • (2005) IEEE J. Solid-State Circuits
    • Morishita, J.F.1
  • 23
    • 0141538242 scopus 로고    scopus 로고
    • A Cost-Efficient Dynamic Ternary CAM in 130nm CMOS Technology with Planar Complementary Capacitors and TSR Architecture
    • June
    • H. Noda, K. Inoue, H. J. Mattausch, T. Koide, and K. Arimoto. "A Cost-Efficient Dynamic Ternary CAM in 130nm CMOS Technology with Planar Complementary Capacitors and TSR Architecture," Proc. Int'l Symp. VLSI Circuits, June 2003.
    • (2003) Proc. Int'l Symp. VLSI Circuits
    • Noda, H.1    Inoue, K.2    Mattausch, H.J.3    Koide, T.4    Arimoto, K.5
  • 24
    • 19944425993 scopus 로고    scopus 로고
    • A Cost-Efficient High-Performance Dynamic TCAM With Pipelined Hierarchical Searching and Shift Redundancy Architecture
    • Jan
    • H. Noda et al. "A Cost-Efficient High-Performance Dynamic TCAM With Pipelined Hierarchical Searching and Shift Redundancy Architecture," IEEE J. Solid-State Circuits, 40(1): 245-253, Jan. 2005.
    • (2005) IEEE J. Solid-State Circuits , vol.40 , Issue.1 , pp. 245-253
    • Noda, H.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.