UC-PHOTON: A novel hybrid photonic network-on-chip for multiple use-case applications

Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010

Volumn , Issue , 2010, Pages 721-729

  Bahirat, Shirish ^a   Pasricha, Sudeep ^a  

^a Department of Ecosystem Science and Sustainability   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSORS; COMMUNICATION ARCHITECTURES; ENERGY DELAY PRODUCT; LATENCY CONSTRAINTS; MULTIPLE USE; NETWORKS ON CHIPS; ON CHIP COMMUNICATION; PHOTONIC NETWORK; POWER DISSIPATION; TRAFFIC REQUIREMENTS;

COMMUNICATION; FABRICS; LAND USE; MICROPROCESSOR CHIPS; OPTIMIZATION; PHOTONS; VLSI CIRCUITS;

TELECOMMUNICATION SYSTEMS;

EID: 77952612596     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2010.5450500     Document Type: Conference Paper

References (61)

1. D. Pham et al., "The design and implementation of a first-generation CELL processor", Proc. ISSCC, 2005.
2. A. Suga and K. Matsunami, "Introducing the FR 500 embedded microprocessor", IEEE MICRO, 20:21-27, 2000.
3. J Cornish, "Balanced energy optimization", Proc. ISLPED, 2004.
4. M. Ito et al., "An 8640 MIPS SoC with Independent Power-Off Control of 8 CPUs and 8 RAMs by An Automatic Parallelizing Compiler", Proc. ISSCC 2008.
5. S. Pasricha, N. Dutt. "On-Chip Communication Architectures", Morgan Kauffman, Apr 2008
6. International Technology Roadmap for Semiconductors (ITRS) 2007 Edition, http://public.itrs.net.
7. W.J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", Proc. DAC, pp. 684-689, June 2001.
8. M. Taylor et al., "The Raw Microprocessor", IEEE Micro, Apr 2002.
9. S. Vangal et al., "An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS", Proc. IEEE ISSCC, Feb. 2007.
10. J.D. Owens, et al., "Research challenges for on-chip interconnection networks", Proc. IEEE Micro, 27(5), 2007.
11. R. G. Beausoleil, et al., "A Nanophotonic Interconnect for High-Performance Many-Core Computation", Proc. HOTI, 2008.
12. A. Covell, F, Whyte, "Digital Convergence: How the Merging of Computers, Communications and Multimedia is Transforming Our Lives", Aegis Publishing Group, 1999.
13. M. Haurylau, et al., "On-chip Optical Interconnect Roadmap: Challenges and Critical Directions", IEEE JQE 12(6), Nov 2006.
14. G. Chen, et al., "Predictions of CMOS Compatible On-Chip Optical Interconnect", Proc. SLIP, pp. 13-20, 2005.
15. M.J. Kobrinsky, et al., "On-Chip Optical Interconnects", Proc. Intel Technology Journal, 8(2): 129-142, May 2004.
16. S. Pasricha, N. Dutt, "Trends in Emerging On-Chip Interconnect Technologies", IPSJ Transactions on System LSI Design Methodology, Vol. 1, Sep 2008.
17. L. Schares, et al., "Terabus: Terabit/Second-Class Card-Level Optical Interconnect Technologies", JQE, 12(5), Sep/Oct 2006.
18. A. Biberman, et al., "Demonstration of All-Optical Multi-Wavelength Message Routing for Silicon Photonic Networks", Proc. OFCC, Mar 2008.
19. F. Xia, et al., "Ultra-Compact High Order Ring Resonator Filters Using Submicron Silicon Photonic Wires for On-Chip Optical Interconnects", Proc. Optics Express, 15(19), Sep 2007.
20. C.L. Schow, et al., "160-Gb/s, 16-Channel Full-Duplex, Single-Chip CMOS Optical Transceiver", Proc. OFCC, Mar 2007.
21. B. R. Koch, et al., "Mode-locked silicon evanescent lasers", Proc. Opt. Express 15(18), Sep 2007.
22. W. Bogaerts, et al., "Compact Wavelength-Selective Functions in Silicon-on-Insulator Photonic Wires", JQE, 12(6), Dec. 2006.
23. Y. Vlasov et al., "Losses in single-mode silicon-on-insulator strip waveguides and bends", Proc. Opt. Express, 12(8), 2004.
24. Q. Xu, et al., "12.5 Gbit/s Carrier-Injection-Based Silicon Microring Silicon Modulators", Proc. Opt. Express, 15(2), 2007.
25. A. Gupta, et al., "High-Speed Optoelectronics Receivers in SiGe", Proc. VLSI Design, pp. 957-960, Jan 2004.
26. G. Tosik, et al., "Power dissipation in optical and metallic clock distribution networks in new VLSI technologies", Proc. IEE EL, 40(3):198-200, Feb 2004.
27. Ian O'Connor, "Optical solutions for system-level interconnect", Proc. SLIP, pp. 79-88, Feb 2004.
28. W.M.J. Green, et al., "Ultra-Compact, Low RF Power, 10 Gb/s Silicon Mach-Zehnder Modulator", Opt. Express, 15(25), 2007
29. S. Sahni et al. "Junction Field-effect-transistor based Germanium Photodetector on Silicon-on-Insulator", Proc. Optics Letters, May 2008.
30. A. K. Okyay et al., "Silicon Germanium CMOS Optoelectronic Switching Device: Bringing Light to Latch", IEEE TED, Dec 2007.
31. Y. Vlasov et al, "High-throughput Silicon Nanophotonic Wavelength-insensitive Switch for On-Chip Optical Networks" Proc. Nature Photonics, Apr 2008.
32. A. Biberman et al., "First Demonstration of On-Chip Wavelength Multicasting", Proc. OFCC, March 2009
33. M. Briére, et al., "System Level Assessment of an Optical NoC in an MPSoC Platform", Proc. DATE, Mar 2007.
34. D. Vantrease et al., "Corona: System Implications of Emerging Nanophotonic Technology", Proc. ISCA, pp. 153-164, 2008.
35. A. Joshi et al., "Silicon-Photonic Clos Networks for Global On-Chip Communication", Proc. NOCS 2009.
36. H. Gu et al. "A Low-Power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip", Proc. NOCS 2009.
37. A. Shacham, K. Bergman, and L.P. Carloni, "The Case for Low- Power Photonic Networks on Chip", Proc. DAC, 2007.
38. S. Koohi, S. Hessabi, "Contention-Free on-Chip Routing of Optical Packets", Proc. NOCS 2009.
39. S. Bahirat, S. Pasricha, "Exploring Hybrid Photonic Networks-on-Chip for Emerging Chip Multiprocessors", Proc. IEEE/ACM CODES+ISSS Oct 2009.
40. A. Hansson et al., "A unified approach to constrained mapping and routing on network-on-chip architectures", Proc. ISSS 2005.
41. J. Hu, R. Marculescu, "Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures", Proc. DATE 2003.
42. S. Murali, G. De Micheli, "Bandwidth-Constrained Mapping of Cores onto NoC Architectures", Proc. DATE 2004.
43. A. Hansson, K. Goossens, "Trade-Offs in the Configuration of a Network on Chip for Multiple Use-Cases", Proc. NOCS 2007.
44. I. Loi et al., "Synthesis of Low-Overhead Configurable Source Routing Tables for Network Interfaces", Proc. DATE 2009.
45. M. A. A. Faruque, "Configurable Links for Runtime Adaptive On-chip Communication", Proc. DATE 2009.
46. M. Li, et al., "DyXY - A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip", Proc. DAC 2006.
47. K. Lahiri, et al., "Design of high-performance system-on-chips using communication architecture tuners", IEEE TCAD, May 2004.
48. T.D. Richardson, et al., "A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks", Proc. VLSI Design (VLSID), 2006. pp. 8-15.
49. S. Pandey, T. Murgan, M. Glesner, "Energy Conscious Simultaneous Voltage Scaling and On-Chip Communication Bus Synthesis", Proc. VLSI-SoC 2006.
50. S. Pasricha, N. Dutt, F. Kurdahi, "Dynamically Reconfigurable On-Chip Communication Architectures for Multi Use-Case Chip Multiprocessor Applications", Proc. ASPDAC, Jan 2009.
51. S. Murali et al. "Mapping and configuration methods for multi-use-case networks on chips", Proc. ASPDAC, 2006.
52. S.Murali et al. "A methodology for mapping multiple use-cases on to networks on chip", Proc. DATE, 2006.
53. A. Hansson, M. Coenen, K. Goossens, "Undisrupted Quality-of-Service during Reconfiguration of Multiple Applications in Networks on Chip", Proc. DATE 2007
54. S.C. Woo et al."The SPLASH-2 programs: Characterization and methodological considerations", ISCAS, 1995.
55. H. Al-Awwami, et al., "ZOMA: A Preemptive Deadlock Recovery Mechanism for Fully Adaptive Routing in Wormhole Networks", Proc. ICCNMC, pp. 519-525, 2001.
56. J. Rabaey et al., "Digital Integrated Circuits", Prentice Hall, 2002.
57. SystemC initiative. www.systemc.org.
58. S. N. Adya, I. L. Markov, "Fixed-outline Floorplanning: Enabling Hierarchical Design", IEEE Trans TVLSI, Dec. 2003.
59. I.-W. Hsieh, et al., "Ultrafast-Pulse Self-Phase Modulation and Third-Order Dispersion in Si Photonic Wire-Waveguides", Optics Exp., 14(25), Dec. 2006.
60. S. Pasricha, N. Dutt, M. Ben-Romdhane, "Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration", Proc. DAC 2004.
61. A. Kahng, et al., "ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration" Proc. DATE, 2009.