Terabus: Terabit/second-class card-level optical interconnect technologies

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 12, Issue 5, 2006, Pages 1032-1043

  Schares, Laurent ^a,b   Kash, Jeffrey A ^a,b   Doany, Fuad E ^b   Schow, Clint L ^b   Schuster, Christian ^a,b,c   Kuchta, Daniel M ^a,b   Pepeljugoski, Petar K ^a,b   Trewhella, Jean M ^b   Baks, Christian W ^b   John, Richard A ^b   Shan, Lei ^a,b   Kwark, Young H ^a,b   Budd, Russell A ^b   Chiniwalla, Punit ^b   Libsch, Frank R ^a,b   Rosner, Joanna ^b   Tsang, Cornelia K ^b   Patel, Chirag S ^b   Schaub, Jeremy D ^a,b,d   Dangel, Roger ^e   Horst, Folkert ^e   Offrein, Bert J ^e   Kucharski, Daniel ^b,f,g   Guckenberger, Drew ^b,f,g   Hegde, Shashikant ^b,h   Nyikal, Harold ^b,i   Lin, Chao Kun ^j   Tandon, Ashish ^j   Trott, Gary R ^a,j,k   Nystrom, Michael ^j   Bour, David P ^a,j   Tan, Michael R T ^a,j,k   Dolfi, David W ^j,k   more..

^a IEEE   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c HAMBURG UNIVERSITY OF TECHNOLOGY   (Germany)

^d IBM AUSTIN RESEARCH LABORATORY   (United States)

^e IBM RESEARCH ZURICH   (Switzerland)

^f Department of Obstetrics Gynecology   (United States)

^g CISCO SYSTEMS   (United States)

^h GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

ⁱ STANFORD UNIVERSITY   (United States)

^j AGILENT TECHNOLOGIES   (United States)

^k BROADCOM CORPORATION   (United States)

more..

Author keywords

CMOS integrated circuits (CMOS ICs); Integrated optoelectronics; Optical interconnections; Optical planar waveguides; Optical receivers; Optical transmitters

Indexed keywords

OPTICAL PLANAR WAVEGUIDES; OPTICAL RECEIVERS; OPTICAL TRANSMITTERS;

CMOS INTEGRATED CIRCUITS; INTEGRATED OPTOELECTRONICS; OPTICAL FIBERS; OPTICAL SWITCHES; WAVEGUIDES;

OPTICAL INTERCONNECTS;

EID: 33749873758     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSTQE.2006.881906     Document Type: Article

References (47)

1. International Technology Roadmap for Semiconductors (ITRS), Update (2004). [Online], Available: http://www.itrs.net/Common/2004Update/2004Update. htm
2. A. F. Benner, M. Ignatowski, J. A. Kash, D. M. Kuchta, and M. B. Ritter, "Exploitation of optical interconnects in future server architectures," IBM J. Res. Develop., vol. 49, no. 4-5, pp. 755-776, 2005.
3. L. A. Buckman-Windover, J. N. Simon, S. A. Rosenau, K. S. Giboney, G. M. Flower, L. W. Mirkarimi, A. Grot, B. Law, C.-K. Lin, A. Tandon, R. W. Gruhlke, H. Xia, G. Rankin, M. R. T. Tan, and D. W. Dolfi, "Parallel optical interconnects > 100 Gb/s," J. Lightw. Technol., vol. 22, no. 9, pp. 2055-2063, Sep. 2004.
4. D. M. Kuchta, Y. H. Kwark, C. Schuster, C. Baks, C. Haymes, J. Schaub, P. Pepeljugoski, L. Shan, R. John, D. Kucharski, D. Rogers, M. Ritter, J. Jewell, L. A. Graham, K. Schrödinger, A. Schild, and H.-M. Rein, "120-Gb/s VCSEL-based parallel-optical interconnect and custom 120-Gb/s testing station," J. Lightw. Technol., vol. 22, no. 9, pp. 2200-2212, Sep. 2004.
5. B. E. Lemoff, M. E. Ali, G. Panotopoulos, E. de Groot, G. M. Flower, G. H. Rankin, A. J. Schmit, K. D. Djordjev, M. R. T. Tan, A. Tandon, W. Gong, R. P. Tella, B. Law, and D. W. Dolfi, "500-Gbps parallel WDM optical interconnect," presented at the 55th Electron. Compon. Technol. Conf., Orlando, FL, 2005.
6. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips," Proc. IEEE, vol. 88, no. 6, pp. 728-749, Jun. 2000.
7. A. F. J. Levi, "Optical interconnects in systems," Proc. IEEE, vol. 88, no. 6, pp. 750-757, Jun. 2000.
8. J. Trezza, H. Hamster, J. Iamartino, H. Bagheri, and C. DeCustatis, "Parallel optical interconnects for enterprise class server clusters: Needs and technology solutions," IEEE Commun. Mag., vol. 41, no. 2, pp. S36-S42, Feb. 2003.
9. D. Huang, T. Sze, A. Landin, R. Lytel, and H. L. Davidson, "Optical interconnects: Out of the box forever?," IEEE J. Sel. Topics Quantum Electron., vol. 9, no. 2, pp. 614-623, Mar.-Apr. 2003.
10. E. Mohammed, A. Alduino, T. Thomas, H. Braunisch, D. Lu, J. Heck, A. Liu, I. Young, B. Barnett, G. Vandentop, and R. Mooney, "Optical interconnect for ultra-short-reach applications," Intel Technol. J., vol. 8, no. 2, pp. 115-128, May 2004.
11. M. J. Kobrinsky, B. A. Block, J.-F. Zheng, B. C. Barnett, E. Mohammed, M. Reshotko, F. Robertson, S. List, I. Young, and K. Cadien, "On-chip optical interconnects," Intel Technol. J., vol. 8, no. 2, pp. 129-141, May 2004.
12. R. Hemenway, R. R. Grzybowski, C. Minkenberg, and R. Luijten, "Optical packet-switched interconnect for supercomputer applications," J. Opt. New., vol. 3, no. 12, pp. 900-913, 2004.
13. C. Berger, B. J. Offrein, and M. Schmatz, "Challenges for the introduction of board-level optical interconnect technology into product development roadmaps," presented at the Photonics West, San Jose, CA, Jan. 21-26, 2006, Paper 6124-18.
14. M. Meghelli, S. Rylov, J. Bulzacchelli, W. Rhee, A. Rylyakov, H. Ainspan, B. Parker, M. Beakes, A. Chung, T. Beukema, P. Pepeljugoski, L. Shan, Y. Kwark, S. Gowda, and D. Friedman, "A 10 Gb/s 5-tap-DFE/4-tap-FFE transceiver in 90 nm CMOS," presented at the IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2006.
15. A. Adamiecki, M. Duelk, and J. H. Sinsky, "25-Gb/s electrical duobinary transmission over FR-4 backplanes," Electron. Lett., vol. 41, no. 14, pp. 826-827, Jul. 2005.
16. C. Schuster, Y. H. Kwark, G. Selli, and P. Muthana, "Developing a physical model for vias," presented at the DesignCon, Santa Clara, CA, Feb. 6-9, 2006, Paper 8-WA2.
17. H. Cho, P. Kapur, and K. C. Saraswat, "Power comparison between high-speed electrical and optical interconnects for interchip communication," J. Lightw. Technol., vol. 22, no. 9, pp. 2021-2033, Sep. 2004.
18. Y. Ishii, S. Koike, Y. Arai, and Y. Ando, "SMT-compatible large-tolerance 'OptoBump' interface for interchip optical interconnections, " IEEE Trans. Adv. Packag., vol. 26, no. 2, pp. 122-127, May 2003.
19. S.-Y. Cho, S.-W. Seo, N. M. Jokerst, and M. A. Brooke, "Board-level optical interconnection and signal distribution using embedded thin-film optoelectronic devices," J. Lightw. Technol., vol. 22, no. 9, pp. 2111-2118, Sep. 2004.
20. G.-L. Bona, B. J. Offrein, U. Bapst, C. Berger, R. Beyeler, R. Budd, R. Dangel, L. Dellmann, and F. Horst, "Characterization of parallel optical-interconnect waveguides integrated on a printed circuit board," in Proc. SPIE Micro-optics, VCSELs, and Photonic Integration, 2004, vol. 5453, pp. 134-141.
21. P. Demmer, R. Mödinger, J. Bauer, F. Ebling, H. Schröder, P. Beil, H. Albrecht, A. Beier, K. Pfeiffer, M. Franke, E. Griese, R. Reuber, and J. Kostelnik, "New generation interconnection technology: Printer circuit boards with integrated optical layers," presented at the 9th IEEE Workshop Signal Propagation on Interconnects, Garmisch-Partenkirchen, Germany, May 10-13, 2005.
22. P. Lukowicz, J. Jahns, R. Barbieri, P. Benabes, T. Bierhoff, A. Gauthier, M. Jarczynski, G. A. Russell, J. Schrage, W. Süllau, J. F. Snowdon, M. Wirz, and G. Tröster, "Optoelectronic interconnection technology in the HOLMS system," IEEE J. Sel. Topics Quantum Electron., vol. 9, no. 2, pp. 624-635, Mar.-Apr. 2003.
23. J. J. Liu, Z. Kalavjian, B. Riely, W. Chang, G. J. Simonis, A. Apsel, and A. Andreou, "Multichannel ultrathin silicon-on-sapphire optical interconnects," IEEE J. Sel. Topics Quantum Electron., vol. 9, no. 2, pp. 380-386, Mar.-Apr. 2003.
24. R. Bockstaele, M. De Wilde, W. Meeus, O. Rits, H. Lambrecht, J. Van Campenhout, J. De Baets, P. Van Daele, E. van den Berg, M. Klemenc, S. Eitel, R. Annen, J. Van Koetsem, G. Widawski, B. Bareel, J. Goudeau, P. Le Moine, R. Fries, P. Straub, F. Marion, J. Routin, and R. Baets, "A parallel optical interconnect link with on-chip optical access," in Proc. SPIE Photonics Europe, Strasbourg, France, Apr. 2004. pp. 124-133.
25. J.-S. Kim and J.-J. Kim, "Stacked polymeric multimode waveguide arrays for two-dimensional optical interconnects," J. Lightw. Technol., vol. 22, no. 3, pp. 840-844, Mar. 2004.
26. K. B. Yoon, I.-K. Cho, S. H. Ahn, M. Y. Jeong, D. J. Lee, Y. U. Heo, B. S. Rho, H.-H. Park, and B.-H. Rhee, "Optical backplane system using waveguide-embedded PCBs and optical slots," J. Lightw. Technol., vol. 22, no. 9, pp. 2119-2127, Sep. 2004.
27. B. S. Rho, S. Kang, H. S. Cho, H.-H. Park, S.-W. Ha, and B.-H. Rhee, "PCB-compatible optical interconnection using 45 "-ended connection rods and via-holed waveguides," J. Lightw. Technol., vol. 22, no. 9, pp. 2128-2134, Sep. 2004.
28. S. H. Hwang, M. H. Cho, S.-K. Kang, H.-H. Park, H. S. Cho, S.-H. Kim, K.-U. Shin, and S.-W. Ha, "Passively assembled optical interconnection system based on an optical printed-circuit board," IEEE Photon. Technol. Lett., vol. 18, no. 5, pp. 652-654, Mar. 2006.
29. S. Hiramatsu and T. Mikawa, "Optical design of active interposer for high-speed chip level optical interconnects," J. Lightw. Technol., vol. 24, no. 2, pp. 927-934, Feb. 2006.
30. M. B. Venditti, E. Laprise, J. Faucher, P.-O. Laprise, J. E. A. Lugo, and D. V. Plant, "Design and test of an optoelectronic-VLSI chip with 540-element receiver-transmitter arrays using differential optical signaling," IEEE J. Sel. Topics Quantum Electron., vol. 9, no. 2, pp. 361-379, Mar.-Apr. 2003.
31. C. Kromer, G. Sialm, C. Berger, T. Morf, M. Schmatz, F. Ellinger, D. Erni, G.-L. Bona, and H. Jäckel, "A 100 mW 4 × 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2005, pp. 334-336.
32. D. Guckenberger, J. D. Schaub, D. Kucharski, and K. T. Kornegay, "1 V, 10 mW, 10 Gb/s CMOS optical receiver front-end," presented at the IEEE RFIC Symp., Long Beach, CA, Jun. 2005.
33. L. Eldada and L. W. Shacklette, "Advances in polymer integrated optics," IEEE J. Sel. Topics Quantum Electron., vol. 6, no. 1, pp. 54-68, Jan.-Feb. 2000.
34. A. Yeniay, R. Gao, K. Takayama, R. Gao, and A. F. Garito, "Ultra-low-loss polymer waveguides," J. Lightw. Technol., vol. 22, no. 1, pp. 154-158, Jan. 2004.
35. Y. Kuwana, S. Takenobu, K. Takayama, S. Yokotsuka, and S. Kodama, "Low loss and highly reliable polymer optical waveguides with perflu-orinated dopant-free core," presented at the Opt. Fiber Commun. Conf., Anaheim, CA, Mar. 5-10, 2006, Paper OWF2.
36. L. Wang, X. Wang, W. Jiang, J. Choi, H. Bi, and R. Chen, "45° polymer-based total internal reflection coupling mirrors for fully embedded intraboard guided wave optical interconnects," Appl. Phys. Lett., vol. 87, no. 14, Sep. 2005, 3 p.
37. T. Lamprecht, F. Horst, R. Dangel, R. Beyeler, N. Meier, L. Dellmann, M. Gmür, C. Berger, and B. J. Offrein, "Passive alignment of optical elements in a printed circuit board," presented at the 56th Electron. Compon. Technol. Conf., San Diego, CA, 2006, Paper 371.
38. E. D. Blackshear, M. Cases, E. Klink, S. R. Engle, R. S. Malfatt, D. N. de Araujo, S. Oggioni, L. D. LaCroix, J. A. Wakil, G. G. Houghham, N. H. Pham, and D. J. Russell, "The evolution of build-up package technology and its design challenges," IBM J. Res. Develop., vol. 49, no. 4-5, pp. 641-661, 2005.
39. J. U. Knickerbocker, P. S. Andry, L. P. Buchwalter, A. Deutsch, R. R. Horton, K. A. Jenkins, Y. H. Kwark, G. McVicker, C. S. Patel, R. J. Polastre, C. Schuster, A. Sharma, S. M. Sri-Jayantha, C. W. Surovic, C. K. Tsang, B. C. Webb, S. L. Wright, S. R. McKnight, E. J. Sprogis, and B. Dang, "Development of next-generation system-on package (SOP) technology based on silicon carriers with fine-pitch chip interconnection," IBM J. Res. Develop., vol. 49, no. 4-5, pp. 725-753, 2005.
40. R. Dangel, U. Bapst, C. Berger, R. Beyeler, L. Dellmann, F. Horst, B. Offrein, and G.-L. Bona, "Development of a low-cost low-loss polymer waveguide technology for parallel optical interconnect applications," in IEEE/LEOS Summer Topical Meetings Tech. Dig., San Diego, CA, 2004, 2 p.
41. C. K. Lin, A. Tandon, K. D. Djordjev, S. Corzine, and M. R. T. Tan, "High-speed 985 nm bottom-emitting VCSEL arrays for chip-to-chip parallel optical interconnects," J. Lightw. Technol., to be published.
42. D. Kucharski, Y. H. Kwark, D. M. Kuchta, K. T. Kornegay, M. R. T. Tan, C.-K. Lynn, and A. Tandon, "A 20Gb/s VCSEL driver with pre-emphasis and regulated output impedance in 0.13 μm CMOS," presented at the IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2005.
43. C. S. Patel, C. K. Tsang, C. Schuster, F. E. Doany, H. Nyikal, C. W. Baks, R. Budd, L. P. Buchwalter, P. S. Andry, D. F. Canaperi, D. C. Edelstein, R. Horton, J. U. Knickerbocker, T. Krywanczyk, Y. H. Kwark, K. T. Kornegay, J. H. Magerlein, J. Rosner, and E. Sprogis, "Silicon carrier with deep through-vias, fine pitch wiring, and through cavity for parallel optical transceiver," presented at the 55th Electron. Compon. Technol. Conf., Orlando, FL, 2005.
44. P. A. Gruber, D. Y. Shih, L. Belanger, G. Brouillette, D. Danovitch, V. Oberson, M. Turgeon, and H. Kimura, "Injection molded solder technology for Pb-free wafer bumping," in Proc. 54th Electron. Compon. Technol. Conf., Las Vegas, NV, 2004, pp. 650-654.
45. S. Hegde, L. Shan, D. M. Kuchta, Y. H. Kwark, C. W. Baks, F. E. Doany, J. A. Kash, and J. M. Trewhella, "Thermal-mechanical analysis of terabus high-speed optoelectronic package," in Proc. 55th Electron. Compon. Technol. Conf., Orlando, FL, 2005, pp. 1854-1858.
46. F. E. Doany, P. K. Pepeljugoski, A. C. Lehman, J. A. Kash, and R. Dangel, "Measurement of optical dispersion in multimode polymer waveguides," in IEEE/LEOS Summer Topical Meetings Tech. Dig., San Diego, CA, 2004, 2 p.
47. D. Guckenberger, C. Schuster, Y. H. Kwark, and K. Kornegay, "On-chip crosstalk mitigation for densely packed differential striplines using via fence enclosures," Electron. Lett., vol. 41, no. 7, pp. 412-414, Mar. 2005.