VMATCH: Using logical variation to counteract physicalvariation in bottom-up, nanoscale systems

Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

Volumn , Issue , 2009, Pages 78-87

  Gojman, Benjamin ^a   DeHon, Andŕe ^b  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

^b UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUILDING BLOCKES; FAN-OUT; LOGICAL FUNCTIONS; MANUFACTURING PROCESS; NANO-SCALE SYSTEM; OPERATING RANGES; PATH DELAY; SMALL FEATURES;

THRESHOLD VOLTAGE;

STRONTIUM COMPOUNDS;

EID: 77949419595     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2009.5377684     Document Type: Conference Paper

References (38)

1. Z. Fan, X. Mo, C. Lou, Y. Yao, D. Wang, G. Chen, and J. G. Lu, "Structures and electrical properties for Ag-tetracyanoquinodimetheane organometallic nanowires," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 238-241, March 2005.
2. J. Brault, M. Saitoh, and T. Hiramoto, "Channel width and length dependence Si nanocrystal memories with ultra-nanoscale channel," IEEE Trans. Nanotechnol., vol. 4, no. 3, pp. 349-354, 2005.
3. Y. Huang, X. Duan, Y. Cui, L. Lauhon, K. Kim, and C. M. Lieber, "Logic gates and computation from assembled nanowire building blocks," Science, vol. 294, pp. 1313-1317, November 9 2001.
4. A. DeHon, "Nanowire-Based Programmable Architectures," ACM J. Emerg. Technol. Comput. Syst., vol. 1, no. 2, pp. 109-162, 2005.
5. G. Snider, P. Kuekes, and R. S. Williams, "CMOS-like logic in defective, nanoscale crossbars," Nanotechnology, vol. 15, pp. 881-891, June 2004.
6. D. B. Strukov and K. K. Likahrev, "A reconfigurable architecture for hybrid CMOS/nanodevice circuits," in FPGA, 2006, pp. 131-140.
7. Y. Cui, L. J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber, "Diameter-controlled synthesis of single crystal silicon nanowires," Appl. Phys. Let., vol. 78, no. 15, pp. 2214-2216, 2001.
8. N. A. Melosh, A. Boukai, F. Diana, B. Gerardot, A. Badolato, P. M. Petroff, and J. R. Heath, "Ultrahigh-density nanowire lattices and circuits," Science, vol. 300, pp. 112-115, April 4 2003.
9. J. V. Neumann, "Probabilistic logic and the synthesis of reliable organisms from unreliable components," in Automata Studies, C. Shannon and J. McCarthy, Eds. Princeton University Press, 1956.
10. V. Betz and J. Rose, "FPGA Place-and-Route Challenge," 〈http://www. eecg.toronto.edu/~vaughn/challenge/challenge.html〉, 1999.
11. P. V. Radovanovic, C. J. Barrelet, S. Gradecak, F. Qian, and C. M. Lieber, "General syntehsis of manganese-doped II-VI and III-V semiconductor nanowires," Nanoletters, vol. 5, no. 7, pp. 1407-1411, 2005.
12. C. Wang, Y. Hu, C. M. Lieber, and S. Sun, "Ultrathin Au nanowires and their transport properties," J. Am. Chem. Soc., vol. 130, pp. 8902-8903, 2008.
13. M. S. Gudiksen, J. Wang, and C. M. Lieber, "Synthetic control of the diameter and length of semiconductor nanowires," J. of Phys. Chem. B, vol. 105, pp. 4062-4064, 2001.
14. M. S. Gudiksen, L. J. Lauhon, J. Wang, D. C. Smith, and C. M. Lieber, "Growth of nanowire superlattice structures for nanoscale photonics and electronics," Nature, vol. 415, pp. 617-620, February 7 2002.
15. C. Yang, Z. Zhong, and C. M. Lieber, "Encoding electronic properties by synthesis of axial modulation-doped silicon nanowires," Science, vol. 310, pp. 1304-1307, November 25 2005.
16. L. J. Lauhon, M. S. Gudiksen, D. Wang, and C. M. Lieber, "Epitaxial core-shell and core-multi-shell nanowire heterostructures," Nature, vol. 420, pp. 57-61, 2002.
17. M. Law, J. Goldberger, and P. Yang, "Semiconductor nanowires and nanotubes," Annual Review Material Science, vol. 34, pp. 83-122, August 2004.
18. Y. Huang, X. Duan, Q. Wei, and C. M. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks," Science, vol. 291, pp. 630-633, January 26 2001.
19. D. Whang, S. Jin, and C. M. Lieber, "Nanolithography using hierarchically assembled nanowire masks," Nanoletters, vol. 3, no. 7, pp. 951-954, July 9 2003.
20. D. Whang, S. Jin, Y. Wu, and C. M. Lieber, "Large-scale hierarchical organization of nanowire arrays for integrated nanosystems," Nanoletters, vol. 3, no. 9, pp. 1255-1259, September 2003.
21. Y. Chen, D. A. A. Ohlberg, X. Li, D. R. Stewart, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, D. L. Olynick, and E. Anderson, "Nanoscale molecular-switch devices fabricated by imprint lithography," Appl. Phys. Let., vol. 82, no. 10, pp. 1610-1612, 2003.
22. Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, "Nanoscale molecular-switch crossbar circuits," Nanotechnology, vol. 14, pp. 462-468, 2003.
23. Y. Dong, G. Yu, M. C. McAlpine, W. Lu, and C. M. Lieber, "Si/a-Si core/shell nanowires as nonvolatile crossbar switches," Nanoletters, vol. 8, no. 2, pp. 386-391, 2008.
24. A. Asenov, "Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variation," IEEE Trans. Electron Devices, vol. 49, no. 1, pp. 112-119, January 2002.
25. -, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's: A 3-D "atomistic" simulation study," IEEE Trans. Electron Devices, vol. 45, no. 12, pp. 2505-2513, December 1998.
26. A. Asenov, S. Kaya, and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," IEEE Trans. Electron Devices, vol. 50, no. 5, pp. 1254-1260, May 2003.
27. V. A. Sverdlov, T. J. Walls, and K. K. Likharev, "Nanoscale silicon MOSFETs: A theoretical study," IEEE Trans. Electron Devices, vol. 50, no. 9, pp. 1926-1933, September 2003.
28. G. Yu, A. Cao, and C. M. Lieber, "Large-area blown bubble films of aligned nanowires and carbon nanotubes," Nature Nanotechnology, vol. 2, no. 6, pp. 372-377, Jun 2007.
29. A. DeHon, P. Lincoln, and J. Savage, "Stochastic Assembly of Sublithographic Nanoscale Interfaces," IEEE Trans. Nanotechnol., vol. 2, no. 3, pp. 165-174, 2003.
30. "International technology roadmap for semiconductors," 〈http://www. itrs.net/Links/2008ITRS/Home2008.htm〉, 2008.
31. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon, "HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array," in FPGA, February 1999, pp. 125-134.
32. D. Chen, J. Cong, M. Ercegovac, and Z. Huang, "Performance-driven mapping for CPLD architectures," IEEE Trans. Computer-Aided Design, vol. 22, no. 10, pp. 1424-1431, October 2003.
33. V. Betz, "VPR and T-VPack: Versatile Packing, Placement and Routing for FPGAs," 〈http://www.eecg.toronto.edu/~vaughn/vpr/vpr.html〉, March 27 1999, version 4.30.
34. L. McMurchie and C. Ebeling, "PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs," in FPGA. ACM, February 1995, pp. 111-117.
35. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, 2nd ed. Prentice Hall, 1999.
36. S. Hanson, B. Zhai, K. Bernstein, D. Blaauw, A. Bryant, L. Chang, K. K. Das, W. Haensch, E. J. Nowak, and D. M. Sylvester, "Ultralow-voltage, minimum-energy CMOS," IBM J. Res. and Dev., vol. 50, no. 4-5, pp. 469-490, July/September 2006.
37. A. DeHon and H. Naeimi, "Seven Strategies for Tolerating Highly Defective Fabrication," IEEE Des. Test. Comput., vol. 22, no. 4, pp. 306-315, July-August 2005.
38. D. B. Strukov and K. K. Likharev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, no. 6, pp. 888-900, June 2005.