메뉴 건너뛰기




Volumn 24, Issue 11, 2009, Pages

Design of gate stacks for improved program/erase speed, retention and process margin aiming next generation metal nanocrystal memories

Author keywords

[No Author keywords available]

Indexed keywords

BAND GAP ENGINEERING; BAND GAPS; COMPARATIVE ANALYSIS; DEGREE OF FREEDOM; GATE STACKS; GATE STRUCTURE; HIGH-K DIELECTRIC; METAL NANOCRYSTAL MEMORY; METAL NANOCRYSTALS; PROCESS MARGINS; PROGRAM/ERASE; STORAGE DEVICES; TECHNOLOGY COMPUTER AIDED DESIGN;

EID: 70450003299     PISSN: 02681242     EISSN: 13616641     Source Type: Journal    
DOI: 10.1088/0268-1242/24/11/115009     Document Type: Article
Times cited : (10)

References (39)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.