A low voltage SONOS nonvolatile semiconductor memory technology

IEEE Transactions on Components Packaging and Manufacturing Technology Part A

Volumn 20, Issue 2, 1997, Pages 190-195

  White, Marvin H ^a,b   Yang, Yang ^a,b   Purwar, Ansha ^a,c   French, Margaret L ^a,c  

^a IEEE   (United States)

^b Lehigh University   (United States)

^c LUCENT TECHNOLOGIES   (United States)

Author keywords

EEPROM; Nonvolatile semiconductor memory; SONOS

Indexed keywords

CMOS INTEGRATED CIRCUITS; NONVOLATILE STORAGE; SEMICONDUCTOR STORAGE;

ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY (EEPROM); OXIDE-SILICON NITRIDE-TUNNEL OXIDE-SILICON (SONOS) STRUCTURE;

PROM;

EID: 0031165055     PISSN: 10709886     EISSN: None     Source Type: Journal    
DOI: 10.1109/95.588573     Document Type: Article

References (20)

1. S. S. Eaton et al., "A ferroelectric nonvolatile memory," in Proc. IEEE ISSCC, Session THAM, vol. 10.6, 1988.
2. M. L. French and M. H. White, "Scaling of multidielectric nonvolatile SONOS memory structures," Sol. State Electron, vol. 37, p. 1913, 1995.
3. H. C. Wann and C. Hu, "High-endurance ultra-thin tunnel oxide in MONOS device structure for dynamic memory application," IEEE Electron Device Lett., vol. 16, p. 491, 1995.
4. J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SC-11, p. 374, 1976.
5. H. A. R. Wegener et al., "The variable-threshold transistor, a new electrically-alterable, nondestructive read-only storage device," IEEE IEDM Tech. Dig., 1967.
6. J. R. Cricchi et al., "The drain-source protected MNOS memory device and memory endurance," IEEE IEDM Tech. Dig., p. 126, 1973.
7. B. V. Keshevan and H. C. Lin, "MONOS memory element," IEEE IEDM Tech. Dig., p. 140, 1968.
8. P. Chen, "Threshold-alterable Si-gate MOS devices," IEEE Trans. Electron Devices, vol. ED-24, p. 584, 1977.
9. E. Suzuki et al., "A low-voltage alterable EEPROM with metal-oxide-nitride-oxide-semiconductor (MONOS) structures," IEEE Trans. Electron Devices, vol. ED-30, p. 122, 1983.
10. Y. Yatsuda et al., "Scaling down MNOS nonvolatile memory devices," Jpn. J. Appl. Phys., vol. 21, p. 85, 1982.
11. M. H. White et al., "Endurance of thin-oxide nonvolatile MNOS memory transistors," IEEE Trans. Electron Devices, vol. ED-24, p. 577, 1977.
12. 7 erase/write cycles," IEEE Trans. Electron Devices, vol. 40, p. 2011, 1993.
13. F. R. Libsch and M. H. White, "Charge transport and storage of low programming voltage SONOS/MONOS memory devices," Sol. State Electron, vol. 33, p. 105, 1990.
14. D. Adams et al., "SONOS technology for commercial and military nonvolatile memory applications," in Proc. 5th IEEE NVTMR, 1987, vol. 96.
15. T. Nozaki et al., "A 1-Mb EEPROM with MONOS memory cell for semiconductor disk application," IEEE J. Solid-State Circuits, vol. 26, p. 497, 1991.
16. K. S. Kim et al., "A novel dual string NOR (DuSNOR) memory cell technology scalable to the 256 Mbit and 1 Gbit flash memories," IEEE IEDM Tech. Dig., vol. 263, 1995.
17. E. L. Murphy and R. H. Good Jr., "Thermionic emission, field emission, and the transition region," Phys. Rev., vol. 102, no. 6, p. 1464, 1956.
18. C. Svensson and I. Lundstrom, "Trap-assisted charge injection in MNOS structures," J. Appl. Phys., vol. 44, p. 4657, 1973.
19. H. E. Maes and G. L. Heyns, "Charge pumping measurements on stepped-gate metal-nitride-oxide-silicon memory transistors," J. Appl. Phys., vol. 53, p. 7106, 1981.
20. M. L. French et al., "Design and scaling of a SONOS multidielectric device for nonvolatile memory applications," IEEE Trans. Comp., Packag., Manufact. Technol., vol. 17, p. 390, 1994.