Adaptive delay correction for runtime variation in dynamic voltage scaling systems

Journal of Circuits, Systems and Computers

Volumn 17, Issue 6, 2008, Pages 1111-1128

  Wolpert, David ^a   Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

Adaptive supply voltage; Dynamic voltage scaling; Temperature variation; Variation tolerant design; Voltage variation

Indexed keywords

TABLE LOOKUP; VOLTAGE STABILIZING CIRCUITS;

ADAPTIVE SUPPLY VOLTAGE; DYNAMIC VOLTAGE SCALING; TEMPERATURE VARIATION; VARIATION-TOLERANT DESIGN; VOLTAGE VARIATION;

PARAMETRIC DEVICES;

EID: 62449249950     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126608004861     Document Type: Article

References (35)

1. S. Borkar et al., Parameter variations and impact on circuits and microarchitecture, Proc. ACM IEEE 40th Design Automation Conf. (DAC'03), June 2003, pp. 338-342.
2. N. James et al., Comparison of split- versus connected-core supplies in the POWER.6 microprocessor, Proc. IEEE Int. Solid-State Circuits Conf., February 2007, pp. 298-299.
3. Q. Wu, M. Pedram and X. Wu, Clock-gating and its application to low power design of sequential circuits, IEEE Trans. Circuits Syst.-I, Fund. Theor. Appl. 47 (2000) 415-420, doi: 10.1109/81.841927.
4. H. Jiang, M. Marek-Sadowska and S. Nassif, Benefits and costs of power-gating technique, IEEE Int. Conf. Computer Design, October 2005, pp. 559-566.
5. J. R.abaey, A. Chandrakasan and B. Nikolic, Digital Integrated Circuits - A Design Perspective. (Prentice Hall, New Jersey, 1996).
6. Y. Cao and L. Clark, Mapping statistical process variations toward circuit performance variability: An analytical modeling approach, Proc. ACM IEEE 42nd Design Automation Conf. (DAC'05), June 2005, pp. 658-663.
7. Y. Cao, P. Gupta, A. B. Kahng, D. Sylvester and J. Yang, Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI, Proc. IEEE Int. ASIC/SOC Conf., September 2002, pp. 411-415.
8. T, Chen and S. Naffziger, Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11 (2003) 888-899, doi: 10.1109/TVLSI.2003.817120.
9. S. Martin, K. Flautner, T. Mudge and D. Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, IEEE/ACM Int. Conf. Computer Aided Design, November 2002, pp. 721-725.
10. K. Shakeri and J. Meindl, Temperature variable supply voltage for power reduction, IEEE Comp. Soc. Ann. Symp. VLSI, April 2002, pp. 64-67.
11. J. Tschanz, S. Narendra, R. Nair and V. De, Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors, IEEE J. Solid-State Circuits 38 (2003) 826-829, doi: 10.1109/JSSC.2003.810053.
12. J. Tschanz et al., Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging, Proc. IEEE Int. Solid-State Circuits Conf., February 2007, pp. 292-293.
13. B. Calhoun and A. Chandrakasan, Ultra-dynamic voltage scaling (UDVS) using subthreshold operation and local voltage dithering, IEEE J. Solid-State Circuits 41 (2006) 238-245, doi: 10.1109/JSSC.2005.859886.
14. B. Zhai, S. Hanson, D. Blaauw and D. Sylvester, Analysis and mitigation of variability in subthreshold design, Proc. Int. Symp. Low Power Electronics and Design, August 2006, pp. 20-25.
15. S. Hanson et al., Ultralow-voltage, minimum-energy CMOS, IBM J. Res. Dev. 50 (2006) 469-490, doi: 10.1147/rd.504.0469.
16. J. Kao, M. Miyazaki and A. Chandrakasan, A 175-mV multiply-accumulate unit using an adaptive supply voltage and body bias architecture, IEEE J. Solid-State Circuits 37 (2002) 1545-1554, doi: 10.1109/JSSC.2002. 803957.
17. M. Elgebaly and M. Sachdev, Variation-aware adaptive voltage scaling system, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 15 (2007) 560-571, doi: 10.1109/TVLSI.2007.896909.
18. K. Zhang, D. Nguyen and D. Lenehan, Method and apparatus for providing supply voltages for a processor, US Patent No. 6,948,079, 20, September 2005.
19. S. Das et al., A self-tuning DVS processor using delay-error detection and correction, IEEE J. Solid-State Circuits 41 (2006) 792-804, doi: 10.1109/JSSC.2006.870912.
20. M. Eireiner et al., In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations, J. Solid-State Circuits 42 (2007) 1583-1592, doi: 10.1109/JSSC.2007. 896695.
21. B. Calhoun and A. Chandrakasan, Standby power reduction using dynamic voltage scaling and canary flip-flop structures, J. Solid-State Circuits 39 (2004) 1504-1511, doi: 10.1109/JSSC.2004.831432.
22. T. Gyohten et al., An on-chip supply-voltage control system considering PVT variations for worst-caseless lower voltage SoC design, IEICE Trans. Electron. E89-C (2006) 1519-1525, doi: 10.1093/ietele/e89-c. ll.l519.
23. 1. Filanovsky and A. Allam, Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits, IEEE Trans. Circuits Syst. I, Fund. Theor. Appl. 48 (2001) 876-884, doi: 10.1109/81.933328.
24. W. Zhao and Y. Cao, New generation of predictive technology model for sub-45nm design exploration, Proc. Int. Symp. Quality Electronic Design, March 2006.
25. C. Park et al., Reversal of temperature dependence of integrated circuits operating at very low voltages, Proc. Int. Electron Dev. Mtg. (1995) 71-74.
26. A. Bellaouar, A. Fridi, M. Elmasry and K. Itoh, Supply voltage scaling for temperature insensitive CMOS circuit operation, IEEE Trans. Circuits Syst. II. Analog Digit. Signal Process. 45 (1998) 415-417, doi: 10.1109/82.664253.
27. W. Huang, E. Humenay, K. Skadron and M. Stan, The need for a full-chip and package thermal model for thermally optimized IC designs, Proc. Int. Symp. Low Power Electronics and Design, August 2005, pp. 245-250.
28. G. Ji, T. Arabi and G. Taylor, Design and validation of a power supply noise reduction technique, IEEE Trans. Adv. Packaging 28 (2005) 445-448, doi: 10.1109/TADVP.2005.847802.
29. M. Miyazaki, G. Ono and K. ishibashi, A 1.2-GIPS/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias, IEEE J. Solid-State Circuits 37 (2002) 210-217, doi: 10.1109/4.982427.
30. O. Semenov, A. Vassighi and M. Sachdev, impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits, IEEE Trans. Dev. Mater. Reliability 6 (2006) 17-27, doi: 10.1109/TDMR.2006.870340.
31. A. Muhtaroglu, G. Taylor and T. Rahal-Arabi, On-die droop detector for analog sensing of power supply noise, IEEE J. Solid-State Circuits 39 (2004) 651-660, doi: 10.1109/JSSC. 2004.825120.
32. T. Sato et al., On-die supply voltage noise sensor with real-time sampling mode for low-power processor applications, IEEE Int. Solid-State Circuits Conf., February 2007, pp. 290-291.
33. L. Luh, J. Choma, J. Draper and H. Chiueh, A high-speed CMOS on-chip temperature sensor, Proc. Eur. Solid-State Circuits Conf., September 1999, pp. 290-293.
34. P. Tadyon, Thermal challenges during microprocessor testing, Intel Technol. J. Q3 (2000) 1-8.
35. N. Rinaldi, On the modeling of the transient thermal behavior of semiconductor devices, IEEE Trans. Electron Dev. 48 (2001) 2796-2802, doi: 10.1109/16.974706.