Variation-aware adaptive voltage scaling system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 5, 2007, Pages 560-571

  Elgebaly, Mohamed ^a,b   Sachdev, Manoj ^a,c  

^a IEEE   (Canada)

^b Montalvo Systems Inc   (United States)

^c UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Adaptive voltage scaling (AVS); Circuit modeling; Critical path tracking; Deep submicrometer MOSFET

Indexed keywords

ADAPTIVE VOLTAGE SCALING (AVS); CIRCUIT MODELING; CRITICAL PATH TRACKING; VOLTAGE SCALING CHARACTERISTICS;

ADAPTIVE SYSTEMS; CLOSED LOOP CONTROL SYSTEMS; CRITICAL PATH ANALYSIS; ERROR CORRECTION; MOSFET DEVICES; TRACKING (POSITION);

VOLTAGE CONTROL;

EID: 34249818812     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.896909     Document Type: Article

References (30)

1. A. Chatterjee, M. Mandibular, and I. Chen, "An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits," in Proc. Int. Symp. Low-Power Electron. Design, 1996, pp. 145-150.
2. T. Sakurai, "Perspectives on power-aware electronics," in Proc. IEEE Solid-State Circuits Conf, 2003, pp. 26-29.
3. P. Gelsinger, "Gigascale integration for teraops performance: Challenges, opportunities, and new frontiers," in Proc. Design Autom. Conf., 2004, p. XXV.
4. A. Chandrakasan and R. Broderson, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, no. 4, pp. 498-523, Apr. 1995.
5. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1703-1714, Nov. 1996.
6. R. Swanson and J. Meindl, "Ion-implanted complementary MOS transistors in low-voltage circuits," IEEE J. Solid-State Circuits, vol. SC-7, no. 2, pp. 146-153, Apr. 1972.
7. J. Meindl, "Low power microelectronics: Retrospect and prospect," Proc. IEEE, vol. 83, no. 4, pp. 619-635, Apr. 1995.
8. A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2005.
9. A. Stratakos, S. Sanders, and R. Broderson, "A low-voltage CMOS DC-DC converter for a portable battery-operated system," in Proc. IEEE Power Electron. Specialists Conf. (PESO), 1994, pp. 619-626.
10. G. Wei and M. Horowitz, "A fully digital, energy-efficient adaptive power-supply regulator," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 520-528, Apr. 1999.
11. A. Dancy et al., "High-efficiency multiple-output DC-DC conversion for low-voltage systems," IEEE J. Solid-State Circuits, vol. 8, no. 3, pp. 252-263, Jun. 2000.
12. J. Kim and M. Horowitz, "An efficient digital sliding controller for adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 639-647, May 2002.
13. B. Calhoun and A. Chandrakasan, "Standby power reduction using dynamic voltage scaling and canary flip-flop structures," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1504-1511, Sep. 2004.
14. S. Mutoh et al., "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995.
15. T. Kuroda et al., "Variable supply-voltage scheme for low-power high-speed CMOS digital design," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 454-462, Mar. 1998.
16. T. Burd, T. Peringa, A. Stratakos, and R. Broderson, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000.
17. D. Ernst et al., "Razor: A low-power pipeline based on circuit-level timing speculation," in Proc. Micro Conf, 2003, pp. 7-18.
18. R. Ho, K. Mai, and M. Horowitz, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490-504. Apr. 2001.
19. T. Sakurai and A. Newton, "Delay analysis of series-connected MOSFET circuits," IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 122-131, Feb. 1991.
20. T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 4, pp. 584-593, Apr. 1991.
21. J. Daga and D. Auvergne, "A comprehensive delay macro modeling for submicrometer CMOS logics," IEEE J. Solid-State Circuits, vol. 34, no. 1, pp. 42-55, Jan. 1999.
22. A. Chandrakasan et al., "Data-driven signal processing: An approach for energy-efficient computing," in Pwc. Int. Symp. Low-Power Electron. Design, 1996. pp. 347-352.
23. G. Wei et al., "A variable-frequency parallel I/O interface with adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1600-1610, Nov. 2000.
24. R. Gonzalez and M. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1210-1216, Aug. 1997.
25. A. Bellaouar et al., "Supply voltage scaling for temperature insensitive CMOS circuit operation," IEEE Trans. Circuits Syst. II, Analog, Digit. Signal Process., vol. 45, no. 3, pp. 415-417, Mar. 1998.
26. K. Kanda et al., "Design impact of positive temperature dependence on drain current in sub- 1-V CMOS VLSIs," IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1559-1564, Oct. 2001.
27. M. Elgebaly, A. Fahim, 1. Kang, and M. Sachdev, "Robust and efficient dynamic voltage scaling architecture," in Proc. IEEEASIC/SOC Conf., 2003, pp. 155-158.
28. M. Nakai et al., "Dynamic voltage and frequency management for a low-power embedded microprocessor," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 28-35, Jan. 2005.
29. S. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. Design Autom. Conf, 2002, pp. 721-725.
30. L. Yan, J. Luo, and N. Jha, "Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 7, pp. 1030-1041, Jul. 2005.