Sliced message passing: High throughput overlapped decoding of high-rate low-density parity-check codes

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 11, 2008, Pages 3697-3710

  Liu, Lingzhi ^a   Shi, C J Richard ^a  

^a University of Washington   (United States)

Author keywords

High throughput; High rate low density parity check (LDPC) code; IEEE 10 GBase T standard; Overlapped decoding; Structured codes

Indexed keywords

FORWARD ERROR CORRECTION; IEEE STANDARDS; MESSAGE PASSING; SIGNAL ENCODING;

CHECK NODE PROCESSING UNITS; EFFICIENT IMPLEMENTATION; HARDWARE ARCHITECTURE; HIGH THROUGHPUT; LOW-DENSITY PARITY-CHECK (LDPC) CODES; OVERLAPPED DECODING; POST LAYOUT SIMULATION; STRUCTURED CODES;

DECODING;

EID: 58049199413     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.926995     Document Type: Article

References (38)

1. R. Gallager, "Low-density parity-check codes," IRE Trans. Inf. Theory, vol. IT-8, no. 1, pp. 21-28, Jan. 1962.
2. D. J. C. MacKay and R. M. Neal, C. Boyd, Ed., "Good codes based on very sparse matrices," in Proc. Cryptogr. Coding 5th IMA Conf., Oct. 1995, vol. 1025, Lecture Notes in Computer Science, pp. 100-111.
3. N. Alon and M. Luby, " A linear time erasure-resilient code with nearly optimal recovery," IEEE Trans. Inf. Theory, vol. 42, no. 6, pp. 1732-1736, Nov. 1996.
4. S.-Y. Chung, G. D. Forney, Jr., T. J. Richardson, and R. Urbanke, "On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit," IEEE Commun. Lett., vol. 5, no. 2, pp. 58-60, Feb. 2001.
5. I. Djunrdjevic, J. Xu, K. Abdel-Ghaffar, and S. Lin, "A class of low-density parity-check codes constructed based on Reed-Solomon codes with two information symbols," IEEE Commun. Lett., vol. 7, no. 7, pp. 317-319, Jul. 2003.
6. M. E. O'Sullivan, "Algebraic construction of sparse matrices with large girth," IEEE Trans. Inf. Theory, vol. 52, no.2, pp. 718-727, Feb. 2006.
7. "Digital Video Broadcasting (DVB); Second Generation," ETSI EN 302 307 2005, vol. 1.1.
8. IEEE 10 GBase-T Task Force [Online]. Available: http://grouper.ieee.org/ groups/802/3/an/index.html
9. IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands, IEEE 802.16e-2005, 2005 [Online]. Available: http://standards.ieee.org/getieee802/download/ 802.16e-2005.pdf
10. X. Hu, B. V. K. V. Kumar, L. Sun, and J. Xie, "Decoding behavior study of LDPC codes under a realistic magnetic recording channel model," IEEE Trans. Magn., vol. 42, no. 10, pp. 2606-2608, Oct. 2006.
11. A. Selvarathinam, E. Kim, and G. Choi, "Low-density parity-check decoder architecture for high throughput optical fiber channels," in Proc. IEEE Int. Conf. Comput. Des., Oct. 2003, pp. 520-525.
12. IEEE 802.3 Higher Speed Study Group Task Force [Online]. Available: http://grouper.ieee.org/groups/802/3/hssg
13. M. M. Mansour and N. R. Shanbhag, " A 640-Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 684-698, Mar. 2006.
14. L. Fanucci, M. Rovini, N.E. L'Insalata, and F. Rossi, "High-throughput multi-rate decoding of structured low-density parity-check codes," IEICE Trans. Fundam. Electron. Commun. Comput. Sci., vol. E88-A, no. 12, pp. 3539-3546, Dec. 2005.
15. A. Darabiha, A. C. Carusone, and F. R. Kschischang, " Multi-gbit/sec low density parity check decoders with reduced interconnect complexity," in Proc. IEEE Int. Symp. Circuits Syst., May 2005, vol. 5, pp. 5194-5197.
16. A. J. Blanksby and C. J. Howland, "A 690-mW 1-gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits vol. 37, no. 3, pp. 404-412, Mar. 2002.
17. L. Zhou, M. Su, and C.-J. R. Shi, Maximizing low-density parity-checking code decoding throughput with c-slow retiming and asynchronous deep pipelining Dept. Elect. Eng., Univ. Washington, Washington, DC, Tech. Rep. UW-EE-2006, Dec. 2006.
18. L. Zhou, C. Wakayama, N. Jangkrajarng, B. Hu, and C.-J. R. Shi, Implementing a 2-Gb/s 1024-bit 1/2-rate low-density parity-check code decoder in three-dimensional integrated circuits Dept. Elect. Eng., Univ. Washington, Washington, DC, Tech. Rep. UW-EE-2006, Dec. 2006 [Online]. Available: http://www.ee.washington.edu/research
19. R. M. Tanner, "A class of group-structured LDPC codes," in Proc. ICSTA, Ambleside, U.K., Jul. 2001, pp. 365-370.
20. L. Yang, H. Liu, and C.-J. R. Shi, "Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 6. no. 892-904. Apr. 2006.
21. M. M. Mansour and N. R. Shanbhag, "Low-power VLSI decoder architectures for LDPC codes," in Proc. ISLPED, Monterey, CA, Aug. 2002, pp. 284-289.
22. Y. Chen and K. K. Parhi, "Overlapped message passing for quasi-cyclic low-density parity check codes," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 6, pp. 1106-1113, Jun. 2004.
23. H. Zhong, T. Zhang, and E. Haratsch, "VLSI design of high-rate quasi-cyclic LDPC codes for magnetic recording channel," in Proc. IEEE CICC, Sep. 2006, pp. 325-328.
24. S. Lin and D. J. Costello, Jr, Error Control Coding: Fundamentals and Applications, 2nd ed. Upper Saddle River, NJ: Prentice-Hall, 2004.
25. T. Zhang and K. K. Parhi, "VLSI implementation-oriented (3, k -regular low-density parity-check codes," in Proc. IEEE Workshop Signal Process. Syst., Sep. 2001, pp. 25-36.
26. M. M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 976-996, Dec. 2003.
27. Z. Wang and Q. Jia, "Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes," in Proc. IEEE ISCAS, Kobe, Japan, May 2005, vol. 6, pp. 5786-5789.
28. Z. Wang, Y. Chen, and K. K. Parhi, "Area efficient decoding of quasi-cyclic low density parity check codes," in Proc. ICASSP, Montreal, QC, Canada, May 2004, vol. 5, pp. V-49-V-52.
29. J. Chen and M. P. C. Fossorier, "Near optimum universal belief propagation based decoding of low-density parity check codes," IEEE Trans. Commun., vol. 50, no. 3, pp. 406-414, Mar. 2002.
30. X.-Y. Hu, E. Eleftheriou, D.-M. Arnold, and A. Dholakia, "Efficient implementations of the sum-product algorithm for decoding LDPC codes," in Proc. GLOBECOM Conf., San Antonio, TX, Nov. 2001, vol. 2, pp. 1036-1036E.
31. ARM SAGE-X standard cell library for IBM 90 nm process: CMOS9sf-LVT-1.2vℬ-x3_2006q2v1 [Online]. Available: http://www.arm.com/
32. T. Mohsenin and B. M. Baas, "High-throughput LDPC decoders using a multiple split-row method," in Proc. ICASSP, Honolulu, HI, Apr. 2007, vol. 2, pp. II-13-II-16.
33. C. Lin et al., "A 3.33 Gb/s (1200, 720) low-density parity check code decoder," in Proc. IEEE ESSCIRC, Sep. 2005, pp. 211-214.
34. S. Kang and I. Park, "Loosely coupled memory-based decoding architecture for low density parity check codes," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 5, pp. 1045-1056, May 2006.
35. S. L. Howard;, C. Schlegel, and V. C. Gaudet, "Degree-matched check node decoding for regular and irregular LDPCs," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 10, pp. 1054-1058, Oct. 2006.
36. G. Masera, F. Quaglio, and F. Vacca, "Implementation of a flexible LDPC decoder," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 6, pp. 542-546, Jun. 2007.
37. C. P. Fewer, M. F. Flanagan, and A. D. Fagan, "A versatile variable rate LDPC codec architecture," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 10, pp. 2240-2251, Oct. 2007.
38. A. Darabiha, A. C. Carusone, and F. R. Kschischang, "Block-interlaced LDPC decoders with reduced interconnect complexity," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 1, pp. 74-78, Jan. 2008.