High-throughput LDPC decoders using a multiple split-row method

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 2, Issue , 2007, Pages

  Mohsenin, T ^a   Baas, B M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Digital signal processors; LDPC codes; Parallel algorithms; Parallel architectures; Very large scale integration

Indexed keywords

LDPC CODES; PARALLEL ARCHITECTURES; VERY-LARGE-SCALE INTEGRATION;

DECODING; PARALLEL ALGORITHMS; VLSI CIRCUITS;

NETWORK ROUTING;

EID: 34547502024     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2007.366160     Document Type: Conference Paper

References (15)

1. R.G. Gallager, "Low-density parity check codes," IRE Transaction Info.Theory, vol. IT-8, pp. 21-28, Jan. 1962.
2. "IEEE P802.3an, 10GBASE-T task force," http://www.ieee802.org/ 3/an.
3. "T.T.S.I. digital video broadcasting (DVB) second generation framing structure for broadband satellite applications." http://www.dvb.org.
4. A. Blanksby and C. J. Howland, "A 690-mW 1-Gb/s 1024-b, rate 1/2 low-density parity-check code decoder," JSSC, vol. 37, no. 3, pp. 404-412, Mar, 2002.
5. A. Darabiha, A.C. Carusone, and F.R. Kschischang, "Multi-Gbit/sec low density parity check decoders with reduced interconnect complexity," in ISCAS, 2005, pp. 5194-5197.
6. E. Kim, N. Jayakumar, P. Bhagwat, and S.P. Khatri, "A high-speed fully-programmable vlsi decoder for regular ldpc codes," in International Conference on Acoustics, Speech, and Signal Processing, May 2006, vol. 3, pp. 972-975.
7. T. Mohsenin and B. Baas, "Split-row: A reduced complexity, high throughput LDPC decoder architecture," in ICCD, Oct. 2006.
8. M. Mansour and N.R. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," JSSC, vol. 41, pp. 684-698, Mar, 2006.
9. H. Zhong and T. Zhang, "Block-LDPC: A practical LDPC coding system design approach," IEEE Transaction Circuits and Systems I, vol. 52, pp. 766-775, Apr. 2005.
10. Z.Wang, Y. Chen, and K. Parhi, "Scheduling algorithm for partially parallel architecture of ldpc decoder by matrix permutation," in ISCAS, May 2005, vol. 6, pp. 5778-5781.
11. Y. Chen and K. Parhi, "Overlapped message passing for quasi-cyclic low-density parity check codes," IEEE Transaction Cicuits and Systems I, vol. 51, pp. 1106-1113, June 2004.
12. D.J.MacKay, "Good error correcting codes based on very sparse matrices," IEEE Transaction Info.Theory, vol. 45, pp. 399-431, Mar. 1999.
13. M. Fossorier, M. Mihaljevic, and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation," IEEE Transaction Communications, vol. 47, pp. 673-680, May 1999.
14. L. Chen, J. Xu, I. Djurdjevic, and S. Lin, "Near-shannon-limit quasicyclic low-density parity-check codes," IEEE Transaction Communications, vol. 52, pp. 1038-1042, July 2004.
15. M. Fossorier, "Quasi-cyclic low-density parity-check codes from circulant permutation matrices," IEEE Transaction Info.Theory, vol. 50, pp. 1788-1793, Aug. 2004.