A novel and robust approach for common mode feedback using IDDG FinFET

IEEE Transactions on Electron Devices

Volumn 55, Issue 11, 2008, Pages 3274-3282

  Shrivastava, Mayank ^a   Baghini, Maryam Shojaei ^a   Sachid, Angada B ^a   Sharma, Dinesh Kumar ^a   Rao, V Ramgopal ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

Author keywords

Common mode feedback (CMFB); FinFET; Independently driven double gate (IDDG); Mixed signal

Indexed keywords

BICMOS TECHNOLOGY; CIRCUIT SIMULATION; DIFFERENTIAL AMPLIFIERS; NETWORKS (CIRCUITS);

COMMON MODE FEEDBACK (CMFB); COMMON MODE FEEDBACKS; COMMON MODE REJECTIONS; EXTENSIVE SIMULATIONS; FINFET; IMPROVED PERFORMANCES; INDEPENDENTLY DRIVEN DOUBLE GATE (IDDG); INDEPENDENTLY DRIVEN DOUBLE GATES; MIXED MODES; MIXED SIGNAL; NODE TECHNOLOGIES; PROCESS VARIATIONS; STABILITY ANALYSES;

FIELD EFFECT TRANSISTORS;

EID: 56549114806     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2008.2004475     Document Type: Article

References (30)

1. International Technology Roadmap for Semiconductors, Semiconductor Industry Association (SIA). 2005 edition.
2. W. Sansen, "Challenges in analog IC design submicron CMOS technologies," in Proc. IEEE-CAS Region 8 Workshop Analog Mixed IC Des., Sep. 1996, pp. 72-78.
3. P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power tradeoff of analog CMOS circuits," in Proc. IEEE Custom Integr. Circuits Conf., May 1996, pp. 15.4.1-15.4.4.
4. T. Mizuno, J. Okumtura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFETs," IEEE Trans. Electron Devices, vol. 41, no. 11, pp. 2216-2221, Nov. 1994.
5. K. Takeuchi, R. Koh, and T. Mogami, "A study of the threshold voltage variation for ultra-small bulk and SOI CMOS," IEEE Trans. Electron Devices, vol. 48, no. 9, pp. 1995-2001, Sep. 2001.
6. J. Kedzierski et al., "Fabrication of metal gated FinFETs through complete gate silicidation with Ni," IEEE Trans. Electron Devices vol. 51, no. 12, pp. 2115-2120, Dec. 2004.
7. V. Kilchytska et al., "Perspective of FinFETs for analog applications," in Proc. 34th Eur. Solid-State Device Res. Conf., Sep. 2004, pp. 65-68.
8. M. Fulde et al., "Analog circuits using FinFETs: Benefits in speed-accuracy-power tradeoff and simulation of parasitic effects," Adv. Radio Sci., vol. 5, pp. 285-290, 2007.
9. G. Knoblinger et al., "Design and evaluation of basic analog circuits in an emerging MuGFET technology," in Proc. IEEE Int. SOI Conf., Oct. 2005, pp. 39-40.
10. B. Parvais et al., "Suitability of FinFET technology for low-power mixed-signal applications," in Proc. Int. Conf. Integr. Circuit Des. Technol., May 2006, pp. 1-4.
11. V. Subramanian et al., "Planar bulk MOSFETs versus FinFETs: An analog/RF perspective," IEEE Trans. Electron Devices, vol. 53, no. 12, pp. 3071-3079, Dec. 2006.
12. E. J. Nowak et al., "Turning silicon on its edge," IEEE Circuits Devices Mag., vol. 20, no. 1, pp. 20-31, Jan./Feb. 2004.
13. H.-S. Wong, D. J. Frank, T. Yuan, and J. M. C. Stork, "Design and performance considerations for sub-0.1 μm double-gate SOI MOSFETs," in IEDM Tech. Dig., Dec. 1994, pp. 747-750.
14. J. Gu, J. Keane, S. Sapatnekar, and C. Kim, "Width quantization aware FinFET circuit design," in Proc. IEEE Custom Integr. Circuits Conf. Sep. 2006, pp. 337-340.
15. G. Pei and E. C.-C. Kan, "Independently driven DG MOSFETs for mixed-signal circuits: Part I - Quasi-static and nonquasi-static channel coupling," IEEE Trans. Electron Devices, vol. 51, no. 12, pp. 2086-2093, Feb. 2004.
16. W. Zhang, J. G. Fossum, L. Mathew, and Y. Du, "Physical insights regarding design and performance of independent-gate FinFETs," IEEE Trans. Electron Devices, vol. 52, no. 10, pp. 2198-2206, Oct. 2005.
17. G. Pei and E. C.-C. Kan, "Independently driven DG MOSFETs for mixed-signal circuits: Part II - Applications on cross-coupled feedback and harmonics generation," IEEE Trans. Electron Devices, vol. 51, no. 12, pp. 2094-2101, Feb. 2004.
18. Y. X. Liu et al., "Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross-section Si-Fin channel," in IEDM Tech. Dig., Washington, DC, Dec. 2003, pp. 986-988.
19. M. V. Rammohan Reddy, D. K. Sharma, M. B. Patil, and V. Ramgopal Rao, "Power-area evaluation of various double-gate RF mixer topologies," IEEE Electron Device Lett., vol. 26, no. 9, pp. 664-666, Sep. 2005.
20. L. Mathew et al., "CMOS vertical multiple independent gate field effect transistor," in Proc. IEEE Int. SOI Conf., Oct. 2004, pp. 187-189.
21. A. Kumar et al., "Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs," in Proc. IEEE Int. SOI Conf., Oct. 2004, pp. 119-121.
22. C. R. Manoj, M. Nagpal, D. Varghese, and V. Ramgopal Rao, "Device design and optimization considerations for bulk FinFETs," IEEE Trans. Electron Devices, vol. 55, no. 2, pp. 609-615, Feb. 2008.
23. C. R. Manoj and V. Ramgopal Rao, "Impact of high-k gate dielectrics on the device and circuit performance of nanoscale FinFETs," IEEE Electron Device Lett., vol. 28, no. 4, pp. 295-297, Apr. 2007.
24. Sentaurus Structure Editor, Synopsys Inc., Mountain View, CA, Mar. 2007. Version Z-2007.03.
25. S. Xiong and J. Bokor, "Sensitivity of double-gate and FinFET devices to process variations," IEEE Trans. Electron Devices, vol. 50, no. 11, pp. 2255-2261, Nov. 2003.
26. Sentaurus Device User Guide, Synopsys Inc., Mountain View, CA, Mar. 2007. Version Z-2007.03.
27. 2 and SiON gate dielectrics and TaN gate electrode," Microelectron. Eng., vol. 80, pp. 386-389, Jun. 2005.
28. P. Wambacq, B. Verbruggen, K. Scheir, J. Borremans, V. De. Heyn, G. Vander Plas, A. Mercha, B. Parvais, V. Subramanian, M. Jurczak, S. Decoutere, and S. Donnay, "Analog and RF circuits in 45 nm CMOS and below: Planar bulk versus FinFET," in Proc. 36th ESSDERC, Sep. 2006, pp. 53-56.
29. A. See, T. Lee, and S. Peng, "GSM receiver front-end in 65 nm digital CMOS process," in Proc. IEEE Custom Integr. Circuits Conf., 2005, pp. 349-352.
30. M. Maymandi-Nejad and M. Sachdev, "DTMOS technique for low-voltage analog circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. vol. 14, no. 10, pp. 1151-1156, Oct. 2006.