Width quantization aware FinFET circuit design

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 337-340

  Gu, Jie ^a   Keane, John ^a   Sapatnekar, Sachin ^a   Kim, Chris ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC LOGIC CIRCUITS; FINFET DEVICES; WIDTH QUANTIZATION;

ERROR ANALYSIS; INTEGRATED CIRCUIT LAYOUT; LEAKAGE CURRENTS; LOGIC CIRCUITS;

FIELD EFFECT TRANSISTORS;

EID: 34547350738     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320916     Document Type: Conference Paper

References (8)

1. J. Kedzierski, M. Ieong; T. Kanarsky, et al., "Fabrication of metal gated FinFETs through complete gate silicidation with Ni," IEEE Transactions on Electron Devices, vol. 51, no. 12, pp. 2115-2120, 2004.
2. R.V. Joshi, R. Williams, E. Nowak, K. Kim, et al., "FinFET SRAM for high-performance low-power applications", European Solid-State Device Research Conference, pp. 69-72, 2004.
3. E. J. Nowak, I. Aller, T. Ludwig, K. Kim, et al., "Turning silicon on its edge [double gate CMOS/FinFET technology]," IEEE Circuits and Devices Magazine, vol. 20, no.1, pp. 20-31, 2004.
4. H. Wong, D. J. Frank, Y. Taur, M.C. Stork, "Design and performance considerations for sub-0.1 μm double-gate SOI MOSFET's," International Electron Devices Meeting, pp. 747-750, 1994.
5. Taurus v. 2004. 12, Synopsys, Inc., 2004.
6. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, 1989.
7. th Vehicular Technology Conference, vol. 1, pp. 175-179, 1994.
8. A. Alvandpour, P. Edefors and C. Svensson, "A Leakage Tolerant Multi-Phase Keeper for Wide Domino Circuit," IEEE Intl. Conf. on Electronics, Circuits, and System, pp. 209-212, 1999.