Independently driven DG MOSFETs for mixed-signal circuits: Part II - Applications on cross-coupled feedback and harmonics generation

IEEE Transactions on Electron Devices

Volumn 51, Issue 12, 2004, Pages 2094-2101

  Pei, Gen ^a   Kan, Edwin Chih Chuan ^a  

^a School of Operations Research and Industrial Engineering   (United States)

Author keywords

Differential amplifier; Double gate (DG) MOSFET; Harmonic generation; High frequency circuit; Mixer

Indexed keywords

CAPACITANCE; COUPLED CIRCUITS; DIFFERENTIAL AMPLIFIERS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POTENTIAL; GATES (TRANSISTOR); HARMONIC GENERATION; MIXER CIRCUITS; NATURAL FREQUENCIES; SEMICONDUCTOR DEVICE MANUFACTURE;

CROSS COUPLED DIFFERENTIAL AMPLIFIERS; DOUBLE GATE MOSFET; HIGH FREQUENCY CIRCUIT;

MOSFET DEVICES;

EID: 10644228697     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2004.838337     Document Type: Article

References (25)

1. S. Mitra, A. Salman, D. P. Ioannou, and D. E. Ioannou, "LP/LV ratioed DG-SOI logic with (intrinsically on) symmetric DG-MOSFET load," in Proc. IEEE Int. SOI Conf., 2002, pp. 66-67.
2. S. Mitra, A. Salman, D. P. Ioannou, C. Tretz, and D. E. Ioannou, " Low voltage/low power sub 50 nm double gate SOI ratioed logic," in Proc. IEEE Int. SOI Conf., 2003, pp. 177-178.
3. K. W. Guarini, P. M. Solomon, Y. Zhang, K. K. Chan, E. C. Jones, G. M. Cohen, A. Krasnoperova, M. Ronay, O. Dokumaci, J. J. Bucchignano, C. Cabral Jr., C. Lavoie, V. Ku, D. C. Boyd, K. S. Petrarca, I. V. Babich, J. Treichler, and P. M. Kozlowski, "Triple-self-aligned, planar double-gate MOSFETs: devices and circuits," in IEDM Tech. Dig., 2001, pp. 425-428.
4. T. Cakici, A. Bansal, and K. Roy, "A low power four transistor Schmitt Trigger for asymmetric double gate fully depleted SOI devices," in Proc. IEEE Int. SOI Conf., 2003, pp. 21-22.
5. M. Ieong, H.-S. P. Wong, Y. Taur, P. Oldiges, and D. J. Frank, "DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS," in Proc. SISPAD, 2000, pp. 147-150.
6. H.-S. P. Wong, D. J. Frank, and P. M. Solomon, "Device design considerations for double-gate, ground-plane, and single-gated ultrathin SOI MOSFETs at the 25-nm channel length generation," in IEDM Tech. Dig., 1998, pp. 407-410.
7. J. S. Hamel, S. Stefanou, M. Bain, B. M. Armstrong, and H. S. Gamble, "Substrate crosstalk suppression capability of silicon-on-insulator substrates with buried ground planes (GPSOI)," IEEE Microwave Guided Wave Lett., vol. 10, pp. 134-135, Apr. 2000.
8. U. Avci and S. Tiwari, "Back-gated MOSFET's with controlled silicon thickness for adaptive threshold-voltage control," Electron. Lett. vol. 40, pp. 74-75, Jan. 2004.
9. J. W. Tschanz, S. Narendra, R. Nair, and V. De, "Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors," IEEE J. Solid-State Circuits, vol. 38, pp. 826-829, May 2003.
10. J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, A. P. Chandrakasan, and V. De, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE J. Solid-State Circuits, vol. 37, pp. 1396-1402, Nov. 2002.
11. M.-J. Chen, J.-S. Ho, and T.-H. Huang, "Dependence of current match on back-gate bias in weakly inverted MOS transistors and its modeling," IEEE J. Solid-State Circuits, vol. 31, pp. 259-262, Feb. 1996.
12. N. Park and K. O. Kenneth, "Body bias dependence of 1/f noise in nMOS transistors from deep-subthreshold to strong inversion," IEEE Trans. Electron Devices, vol. 48, pp. 999-1001, May 2001.
13. J. Mulder, A. C. van der Woerd, W. A. Serdijn, and A. H. M. van Roermund, "Application of the back gate in MOS weak inversion translinear circuits," IEEE Trans. Circuits Syst. I, vol. 42, no. 11, pp. 958-962, Nov. 1995.
14. M.-J. Chen, J.-S. Ho, T.-H. Huang, C.-H. Yang, Y.-N. Jou, and T. Wu, "Back-gate forward bias method for low-voltage CMOS digital circuits," IEEE Trans. Electron Devices, vol. 43, pp. 904-910, June 1996.
15. A. Khakifirooz and D. A. Antoniadis, "Effect of back-gate biasing on the performance and leakage control in deeply scaled SOI MOSFETs," in Proc. IEEE Int. SOI Conf., 2002, pp. 58-59.
16. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
17. D. J. Allstot, "A precision variable-supply CMOS comparator," IEEE J. Solid-State Circuits, vol. SC-17, pp. 1080-1087, Dec. 1982.
18. M. Waltari and K. Halonen, "A switched-opamp with fast common-mode feedback," in Proc. ICECS, 1999, pp. 1523-1525.
19. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Oxford Univ. Press, 2002.
20. R. W. Dutton, B. Troyanovsky, Z. Yu, E. C. Kan, K. Wang, T. Chen, and T. Amborg, "TCAD for analog circuit applications: virtual devices and instruments," in ISSCC Tech. Dig., 1996, pp. 78-79.
21. Atlas Users Manual-Device Simulation Software, SILVACO International Inc., Santa Clara, CA, 2000.
22. C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog MOS integrated circuits," IEEE J. Solid-State Circuits, vol. 27, pp. 154-166, Feb. 1992.
23. Y. Cheng, "The influence and modeling of process variation and device mismatch for analog/RF circuit design," in Proc. IEEE Int. Devices, Circuits and Systems Caracas Conf., 2002, pp. D046-1-D046-8.
24. G. Pei, W. Ni, A. V. Kammula, B. A. Minch, and E. C. Kan, "A physical compact model of DGMOSFET for mixed-signal circuit applications, part I: model description," IEEE Trans. Electron Devices, vol. 50, pp. 2135-2143, Oct. 2003.
25. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1998.