Physical insights regarding design and performance of independent-gate FinFETs

IEEE Transactions on Electron Devices

Volumn 52, Issue 10, 2005, Pages 2198-2205

  Weimin, Zhang ^a,b   Fossum, Jerry G ^a,b   Mathew, Leo ^c   Yang, Du ^c  

^a IEEE   (United States)

^b University of Florida   (United States)

^c FREESCALE SEMICONDUCTOR INC   (United States)

Author keywords

Double gate (DG) FinFET; Multiple independent gate FinFET (MIGFET); RF mixer; Threshold voltage control

Indexed keywords

DOUBLE-GATE (DG) FINFET; MULTIPLE INDEPENDENT-GATE FINFET (MIGFET); RF MIXER; THRESHOLD-VOLTAGE CONTROL;

DATA REDUCTION; MIXER CIRCUITS; MOSFET DEVICES; OPTIMIZATION; SENSITIVITY ANALYSIS; THRESHOLD VOLTAGE;

LOGIC DESIGN;

EID: 33947421763     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2005.856184     Document Type: Article

References (16)

1. K. Kim and J. G. Fossum, "Double-gate CMOS: symmetrical-versus asymmetrical-gate devices," IEEE Trans. Electron Devices, vol. 48, no. 2, pp. 294-299, Feb. 2001.
2. D. M. Fried et al., "A sub-40 nm body thickness n-type FinFET," in Proc. Device Research Conf. Jun. 2001, pp. 24-25.
3. L. Mathew et al., "CMOS vertical Multiple Independent Gate Field Effect Transistor (MIGFET)," in Proc. IEEE Int. SOI Conf., Oct. 2004, pp. 187-189.
4. Y. X. Liu et al., "Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross section Si-Fin channel," in IEDM Tech Dig., 2003, pp. 986-988.
5. D. M. Fried et al., "High performance P-type independent-gate FinFETs," IEEE Electron Device Lett., vol. 25, no. 4, pp. 199-201, Apr. 2004.
6. J. G. Fossum, UFDG Users Guide (Ver. 3.0). Gainesville, FL: Univ. of Florida Press, Aug. 2004.
7. V. P. Trivedi, "Physics and design of nonclassical nanoscale CMOS devices with ultra-thin bodies," Ph.D. dissertation, Univ. of Florida, Gainesville, 2005.
8. J.-W. Yang and J. G. Fossum, "On the feasibility of nanoscale triple-gate CMOS transistors," IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1159-1164, Jun. 2005.
9. H. Lim and J. G. Fossum, "Threshold voltage of thin-film silicon-on-insulator MOSFETs," IEEE Trans. Electron Devices, vol. ED-30, no. 10, pp. 1244-1251, Oct. 1983.
10. J. G. Fossum, L. Ge, and M.-H. Chiang, "Speed superiority of scaled double-gate CMOS," IEEE Trans. Electron Devices, vol. 49, no. 5, pp. 808-811, May 2002.
11. L. Ge and J. G. Fossum, "Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs," IEEE Trans. Electron Devices, vol. 49, no. 2, pp. 287-294, Feb. 2002.
12. G. Pei and E. C.-C. Kan, "Independently driven DG MOSFETs for mixed-signal circuits: Part II - applications on cross-coupled feedback and harmonics generation," IEEE Trans. Electron Devices, vol. 51, no. 12, pp. 2094-2101, Dec. 2004.
13. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
14. A. O. Adan et al., "Linearity and low-noise performance of SOI MOSFETs for RF applications," IEEE Trans. Electron Devices, vol. 49, no. 5, pp. 881-888, May 2002.
15. Q. Li and J. S. Yuan, "Linearity analysis and design optimization for 0.18 μm CMOS RF mixer," IEE Proc.Circuits Devices Syst., vol. 149, no. 2, Apr. 2002.
16. C. Choi et al., "Impact of poly-gate depletion on MOS RF linearity," IEEE Electron Device Lett., vol. 24, no. 5, pp. 330-332, May 2003.