|
|
|
Volumn , Issue , 1996, Pages 72-78
|
|
Challenges in analog IC design in submicron CMOS technologies
a
|
|
Author keywords
[No Author keywords available]
|
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
ELECTRIC CONVERTERS;
ELECTRIC CURRENTS;
ELECTRIC INDUCTORS;
LINEAR INTEGRATED CIRCUITS;
OPERATIONAL AMPLIFIERS;
SEMICONDUCTOR DEVICE MODELS;
TELECOMMUNICATION;
TRANSCONDUCTANCE;
ANALOG INTEGRATED CIRCUIT LAYOUT;
COUPLING NOISE;
SUBMICRON CMOS TECHNOLOGY;
TELECOMMUNICATION APPLICATIONS;
THRESHOLD VOLTAGE;
INTEGRATED CIRCUIT LAYOUT;
|
|
EID: 0030412833
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Review |
|
Times cited : (7)
|
|
References (28)
|
