Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs

Proceedings - IEEE International SOI Conference

Volumn , Issue , 2004, Pages 119-121

  Kumar, Arvind ^a   Minch, Bradley A ^a   Tiwari, Sandip ^a  

^a Cornell University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DOUBLE-GATE MOSFETS (DG-MOSFET); GATE-OXIDE BREAKDOWN; PARAMETER ADAPTABILITY; THRESHOLD VOLTAGE CONTROL;

COMPUTER SIMULATION; DIGITAL TO ANALOG CONVERSION; ELECTRIC CURRENTS; GATES (TRANSISTOR); HYSTERESIS; MATHEMATICAL MODELS; MOSFET DEVICES; SILICON ON INSULATOR TECHNOLOGY; THRESHOLD VOLTAGE; TRANSCONDUCTANCE; VOLTAGE CONTROL;

CMOS INTEGRATED CIRCUITS;

EID: 16244383181     PISSN: 1078621X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. H.-S.P. Wong et al, Proceedings of the IEEE, 87, 537 (1999).
2. P. M. Solomon, Conf. Digest DRC, 77 (2001).
3. T. Cakici et al, Proceedings of IEEE SOI Conference, 21 (2003).
4. S. Mitra et al, Proceedings of IEEE SOI Conference, 177 (2003).
5. A. Kumar and S Tiwari, IEEE Trans. Nanotech., 1, 247 (2002).
6. C. Yu et al, LV/LP Int. Cir & Sys LV Mixed-Signal Cir, Ch 5 (1999).
7. G. Serrano et al, Proceedings of the MWSCAS, 75 (2002).
8. B. A. Minch, Proceedings of the MWSCAS, 1052 (2000).
9. B. A. Minch et al, Proceedings of the ISCAS, 2249 (1995).