A new reconfigurable coarse-grain architecture for multimedia applications

Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007

Volumn , Issue , 2007, Pages 119-126

  Lanuzza, Marco ^a   Perri, Stefania ^a   Corsonello, Pasquale ^a   Margala, Martin ^b  

^a UNIVERSITY OF CALABRIA   (Italy)

^b University of Massachusetts   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; COMPUTER NETWORKS; DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSORS;

ARITHMETIC OPERATIONS; COARSE-GRAIN RECONFIGURABLE; DATA BANDWIDTHS;

MULTIMEDIA SYSTEMS;

EID: 50949118909     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2007.10     Document Type: Conference Paper

References (41)

1. J. Sevenhans, "Foreword: Multimedia for a Mobile World," Digest of Technical Papers, 2006 IEEE International Solid-State Circuits Conference, Feb. 2006.
2. J. Eyre, J. Bier, "DSP processors hit the mainstream," Computer, Volume 31, Issue 8, pp. 51-59, Aug. 1998.
3. I. Kuroda, T. Nishitani, "Multimedia processors," Proceedings of the IEEE, Volume 86, Issue 6, pp. 1203-1221, June 1998.
4. P. Pirsch, H. Stolberg, "VLSI Implementation of Image and Video Multimedia Processing Systems," IEEE Transaction on Circuits and Systems for Video Technology, Vol. 8, No. 7, November 1998.
5. H. Takata, et al., "The D30V/MPEG Multimedia Processor," IEEE Micro, Volume 19, Issue 4, pp. 38-47, Jul-Aug 1999.
6. S. Agarwala, et al., "A 600-MHz VLIW DSP," IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, pp. 1532-1544, Nov. 2002.
7. H. Yamauchi, et al., "An 81MHz, 1280x720pixelsx30frames/s MPEG4 Video/Audio Codec Processor," Digest of Technical Papers, 2005 IEEE International Solid-State Circuits Conference, Feb. 2005.
8. T. M. Liu, et al., "A 125μW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications," Digest of Technical Papers, 2006 IEEE International Solid-State Circuits Conference, Feb. 2006.
9. J. Hennessy and D. Patterson, "Computer Architecture: A Quantitative Approach," Morgan Kaufmann Publishers, 1996.
10. K. Diefendorff and P. Dubey, "How Multimedia Workloads Will Change Processor Design," IEEE Computer, 80(9), September, 1997.
11. R. B. Lee, "Multimedia Extensions for General-Purpose Processors," IEEE Workshop on Signal Processing Systems, Design and Implementation, pp. 9-23, Nov. 1997.
12. R. B. Lee, "Accelerating Multimedia with Enhanced Microprocessors," IEEE Micro, Vol. 15, No. 2, pp. 22-32, April, 1995.
13. M. Trembley, et al., "VIS Speeds New Media Processing," IEEE Micro, Vol. 16, No. 4, pp. 10-20, August, 1996.
14. A. Peleg, U. Weiser, "MMX Technology Extension to the Intel Architecture," IEEE Micro, Vol. 16, No. 4, pp. 42-50, August 1996.
15. D. A. Carlson, R. W. Castelino, Robert O. Mueller, "Multimedia Extensions for a 550-MHz RISC Microprocessor," IEEE Journal of Solid-State Circuits, Vol. 32, No.11, pp. 1618-1624, November 1997.
16. K. Bondalapati and V. Prasanna, "Reconfigurable Computing Systems," Proceeding of the IEEE, Vol. 90, No. 7, pp. 1201-1217, July 2002.
17. R. Hartenstein, "Trends in Reconfigurable Logic and Reconfigurable Computing," the 9th International Conference on Electronics, Circuits and Systems, Vol. 2, pp. 801-808, September 2002.
18. R. Hartenstein, "A Decade of Reconfigurable Computing: a Visionary Retrospective", Proc. of Design, Automation and Test in Europe (DATE), pp. 642-649, 13-16 March, 2001, Munich, Germany.
19. T. Ristimaki, J. Nurmi, "Reconfigurable IP blocks: a survey", Proc. of Int. Symp. on System-on-Chip (SoC), pp. 117-122, November 16-18, 2004, Tampere, Finland.
20. A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, B. Hutchings, "A reconfigurable arithmetic array for multimedia applications", Proc. of Int. Symp. on Field-Programmable Gate Arrays (FPGA), pp. 135-143, February 21-23, 1999, Monterey, California, USA.
21. H. Schmit, D. Whelihan; A. Tsai, M. Moe, B. Levine, R. Reed Taylor, "PipeRench: A virtualized programmable datapath in 0.18 micron technology", Proc. of the IEEE Conf. on Custom Integrated Circuits (CICC), pp. 63-66, May 12-15, 2002, Orlando, Florida, USA..
22. D. C. Cronquist, C. Fisher, M. Figueroa, P. Franklin, C. Ebeling, "Architecture design of reconfigurable pipelined datapaths", Proc. of 20th Anniversary Conf. on Advanced Research in VLSI (ARVLSI), pp. 23-40, March 21-24, 1999, Atlanta, Georgia, USA.
23. H. Singh, M.-H.Lee; G. Lu; F. J. Kurdahi, N. Bagherzadeh, C. Filho, "MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications", I E E E Transactions on Computers, Vol. 49, Issue 5, pp. 465-481, May 2000, USA.
24. E.Mirsky and A.DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proc. of the IEEE Symp. on FPGAs for Custom-Computing Machines (FCCM), pp. 157-166, April 17-19, 1996, Napa, California, USA
25. T.Miyamori, K.Olukotun, "A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications," Proc. of the IEEE Symp. On FPGAs for Custom-Computing Machines (FCCM), pp. 2-11, April 14-17, 1998, Napa, California, USA.
26. th Int. Conf. on Field Programmable Logic and Applications (FPL), pp.13 - 18, August 24-26, 2005, Tampere, Finland.
27. Elixent Ltd., www.elixent.com
28. M.Motomura, "A Dynamically Reconfigurable Processor Architecture", Microprocessor Forum, October 10, 2002, California, USA.
29. V.Baumgarte, G.Ehlers, F.May, A.Nuckel, M.Vorbach, M.Weinhardt, "PACT XPP-A Self-Reconfigurable Data Processing Architecture" The Journal of Supercomputing, Springer-Verlag, vol.26, no. 2, pp.167-184, 2003, Netherlands.
30. MathStar™, http://www.mathstar.com/products.html
31. C. Ebeling, C.Fisher, X. Guanbin, S. Manyuan, H. Liu, "Implementing an OFDM receiver on the RaPiD reconfigurable architecture", IEEE Transactions on Computers, Vol. 53, Issue 11, pp. 1436-1448, Nov. 2004, USA.
32. X. Wang, S.G. Ziavras, "Exploiting Mixed-Mode Parallelism for Matrix Operations on the HERA Architecture through Reconfiguration", IEE Proceedings -Computers, Digital Techniques, vol. 153, no.4, pp.249-260, July 2006.
33. A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, B. Hutchings, "A Reconfigurable Arithmetic Array for Multimedia Applications", in Proc. of the ACM/SIGDA seventh international symposium on Field programmable gate arrays (FPGA '99), pp. 135-143, 1999.
34. M. Margala, R. Lin, "Highly efficient digital CMOS accelerator for image and graphics processing", in Proc. of 15th Annual IEEE International ASIC/SOC Conference, pp.127-132, 25-28 September 2002.
35. M. Lanuzza, M. Margala, P. Corsonello, "Cost-effective low power processor-in-memory-based reconfigurable datapath for multimedia applications", Proc. of Int.l Symp. on Low Power Electronics and Design (ISLPED), pp161-166, August 8-10, 2005, San Diego, California, USA.
36. B. Jasionowski, M. Lay, M. Margala, "Processor-in-Memory for Video Compression", IEEE Transactions on VLSI, to appear in April 2007.
37. Virtex-4 User Guide, http://www.xilinx.com.
38. Texas Instruments, "TMS320DM642 Video/Imaging Fixed-Point Digital Signal Processor", http://focus.ti.com/docs/prod/folders/print/tms320dm642. html.
39. D. Gong, Y. He, Z. Cao, "New Cost-Effective VLSI Implementation of a 2-D Discrete Cosine Transform and Its Inverse", IEEE Trans. on Circuits and Systems for Video technology, vol. 14, no. 4, April 2004.
40. G. A. Ruiz, J. A. Michell, and A. M. Buron, "Parallel-Pipeline 8x8 Forward 2-D ICT Processor Chip for Image Coding", IEEE Trans. on Signal Processing, vol. 53, no. 2, pp. 714-723, February 2005.
41. T. Xanthopoulos, A. P. Chandrakasan, "A Low-Power DCT Core Using Adaptive Bitwidth and Arithmetic Activity Exploiting Signal Correlations and Quantization", IEEE J. of Solid-State Circuits, vol. 35, no.5, pp.740-750, May 2000.