Multimedia processors

Proceedings of the IEEE

Volumn 86, Issue 6, 1998, Pages 1203-1221

  Kuroda, Ichiro ^a   Nishitani, Takao ^a  

^a NEC CORPORATION   (Japan)

Author keywords

Digital signal processors; Embedded processors; Media processors; Microprocessors; MPEG; Multimedia; Multimedia extensions; Personal computers; Sofrtvare mpeg decoders; Video compression decompression

Indexed keywords

COMPUTER GRAPHICS; COMPUTER SOFTWARE; COMPUTER WORKSTATIONS; DECODING; DIGITAL SIGNAL PROCESSING; IMAGE CODING; IMAGE COMPRESSION; MICROPROCESSOR CHIPS; PERSONAL COMPUTERS; REAL TIME SYSTEMS; REDUCED INSTRUCTION SET COMPUTING; STANDARDS;

MOTION PICTURE EXPERTS GROUP (MPEG) STANDARDS; MULTIMEDIA PROCESSORS; VIDEO DECOMPRESSION;

INTERACTIVE COMPUTER SYSTEMS;

EID: 0032099892     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.687835     Document Type: Article

References (57)

1. "Video coding for low bitrate communication," International Telecommunications Union, Geneva, Switzerland, ITU-T Recommendation H.263, 1995.
2. "Information technology-Generic coding of moving pictures and associate audio information: Video," International Standards Organization, ISO/IEC JTC1/SC29/WG11, Recommendation H.262, ISO/IEC 13818-2, 1994.
3. T. Nishitani, 'Trend and perspective on domain specific programmable chips," in Proc. IEEE Workshop Signal Processing Systems (SiPS'97), Nov. 1997, pp. 1-8.
4. J. Goto, K. Ando, T. Inoue, M. Yamashima, H. Yamada, and T. Enomoto, "250 MHz BiCMOS super-high-speed video signal processor (S-VSP) ULSI," IEEEJ. Solid-State Circuits, vol. 26, no. 12, pp. 1876-1884, 1991.
5. K. Aono, M. Toyokura, A. Ohtani, H. Kodama, and K. Okamoto, "A video digital signal processor with a vectorpipeline architecture," IEEEJ. Solid-State Circuits, vol. 27, no. 12, pp. 1886-1893, 1992.
6. P. Pirsh, N. Demassieux, and W. Gehrke, "VLSI architecture for video compression-a survey," Proc. IEEE, vol. 83, no. 2, pp. 220-246, Feb. 1995.
7. P. Foley, 'The Mpact media processor redefines the multimedia PC," in Proceedings ofCompcon. New York: IEEE Computer Science Press, 1996, pp. 311-318.
8. S. Rathnam and G. Slavenburg, "An architectural overview of the programmable multimedia processor, TM-1," in Proceedings of Compcon. New York: IEEE Computer Science Press, 1996, pp. 319-326.
9. "i860 microprocessor family programmers reference manual," Intel corporate literature, 1991.
10. K. Deifendorff and M. Allen, "Organization of the Motorola 88110 superscalar RISC microprocessor," IEEE Micro Mag., vol. 12, pp. 40-63, Apr. 1992.
11. R. B. Lee, "Accelerating multimedia with enhanced microprocessors," IEEE Micro Mag., vol. 15, pp. 22-32, Apr. 1995.
12. M. Tremblay, D. Greenley, and K. Normoyle, 'The design of the microarchitecture of UltraSparc1™I," Proc. IEEE, vol. 83 pp. 1653-1663, Dec. 1995.
13. A. Peleg and U. Weiser, "MMX technology extension to the Intel architecture," IEEE Micro Mag., vol. 16, pp. 42-50, Au 1996.
14. D. Brinthaupt, D. L. Letham, V. Maheshwari, J. H. Othmer, R. R. Spivak, B. Edwards, C. Terman, and N. Weste, "A vidéo decoder for H.261 video teleconferencing and MPEG stored interactive vidéo applications," in Dig. Tech. Papers ISSCC'93 Feb. 1993, pp. 34-35.
15. D. Galbi, E. Bird, S. Bose, E. Chai, Y.-N. Chang, P. Dermy, N. Fernando, J.-G. Fritsch, E. Hamilton, B. Hu, E. Hua, F! Liao, M. Lin, M. Ma, E. Paluch, S. Purcell, .H. Yanagi, s! Yang, M. Chow, T. Fujii, A. Fujiwara, H. Goto, K. Ibara, s! Isozaki, J. Jao, I. Kaneda, M. Koyama, T. Mineo, I. Miyashita, G. Ono, S. Otake, A. Sato, A. Sugiyama, K. Tagami, K. Tsuge, T. Udagawa, K. Yamasaki, S. Yasura, and T. Yoshimura, "An MPEG-1 audio/video decoder with run-length compressed antialiased video overlays," in Dig. Tech. Papers ISSCC'95 Feb. 1994, pp. 286-287.
16. M. Harrand, M. Henry, P. Chaisemartin, P. Mougeat, Y. Durand, A. Tournier, R. Wilson, J.-C. Heriuison, J.-C. Longchambon, J.-L. Bauer, M. Runts, and J. Bulone, "A single chip videophone video encoder/decoder," in Dig. Tech. Papers ISSCC'95 Feb. 1994, pp. 292-293.
17. K. Nadehara, I. Kuroda, M. Daito, and T. Nakayama, "Lowpower multimedia RISC," IEEE Micro Mag., vol. 15, pp. 20-29, Dec. 1995.
18. NEC Corporation, "/JPD77016 user's manual," 1992.
19. [19J "Coding of moving pictures and associated audio for digital storage media up to 1.5 Mbits/s," International Standards Organization, ISO/IEC JTC1 CD 11172, 1992.
20. M. R. Choudhury and J. S. Miller, "A 300 MHz CMOS microprocessor with multi-media technology," in Dig. Tech. , Papers ISSCC'97, Feb. 1997, pp. 170-171.
21. M. Johnson, Superscalar Microprocessor Design. Englewood Cliffs, NJ: Prentice-Hall, 1991.
22. R. B. Lee, "Subword parallelism with MAX-2," IEEE Micro Mag., vol. 16, pp. 51-59, Aug. 1996.
23. P. Bannon and Y. Saito, "The alpha 21164PC microprocessor," in Proceedings ofCompcon. New York: IEEE Computer Science Press, 1997, pp. 20-27.
24. K. Nadehara, H. J. Stolberg, M. Ikekawa, E. Murata, and I. Kuroda, "Real-time software MPEG-1 video decoder design for low-cost, low-power applications," in Proc. IEEE VLSI Signal Processing IX, Oct. 1996, pp. 438-447.
25. C. Hansen, "Architecture of a broadband mediaprocessor," in Proceedings ofCompcon. New York: IEEE Computer Science Press, 1996, pp. 334-340.
26. Y. Oshima, B. J. Sheu, and S. H. Jen, "High-speed memory architectures for multimedia applications," IEEE Ore. Devices Mag., vol. 13, pp. 8-13, Jan. 1997.
27. C. Abbott, H. Massalin, K. Peterson, T. Karzes, L. Yamano, and G. Kellogg, "Broadband algorithms with the MicroUnity mediaprocessor," in Proceedings of Compcon. New York: IEEE Computer Science Press, 1996, pp. 349-354.
28. T. Robinson, C. Hansen, B. Herndon, and G. Rosseel, "Multigigabyte/sec DRAM's with the MicroUnity mediachannel interface," in Proceedings ofCompcon. New York: IEEE Computer Science Press, 1996, pp. 378-381.
29. E. A. Lee, "Programmable DSP architectures: Part I," IEEE Acoust., Speech, Signal Processing Mag., pp. 4-19, Oct. 1988.
30. E. A. Lee, "Programmable DSP architectures: Part II," IEEE Acoust., Speech, Signal Processing Mag., pp. 4-14, Jan. 1989.
31. Y. Naito and I. Kuroda, "H.263 mobile video codec based on a low power consumption digital signal processor," in Proc. ICASSP 1998, to be published.
32. K. Guttag, R. J. Cove, and J. R. Van Aken, "A singlechip multiprocessor for multimedia: The MVP," IEEE Comput. Graph. Applicat. Mag., vol. 12, pp. 53-64, Nov. 1992.
33. 'Terminal for low bitrate multimedia communication," Interna_. tional Telecommunications Union, Geneva, Switzerland, ITU-T Recommendation H.324: 1995.
34. J. Golston, "Single-chip H.324 videoconferencing," IEEE Micro Mag., vol. 16, pp. 21-33, Aug. 1996.
35. D. Epstein, "IBM extends DSP performance with Mfast," Microprocessor Rep., vol. 9, no. 16, pp. 1, 6-8, Dec. 1995.
36. M. Tremblay, J. M. O'Connor, V. Narayanan, and L. He, "VIS speeds new media processing," IEEE Micro Mag., vol. 16, pp. 10-20, Aus. 1996.
37. T. Arai, K. Suzuki, and I. Kuroda, "V830R/AV: Embedded multimedia superscalar RISC processor with rambus interface," in Proc. HOTCHIPS IX, Aug. 1997, pp. 177-189.
38. L. Gwennap, "Digital, MIPS add multimedia extensions," Microprocessor Rep., vol. 10, no. 15, pp. 24-28, Nov. 1996.
39. E. Murata, T. Motizuki, and I. Kuroda, "Fast 2D IDCT implementation via split ALU operations," (in Japanese) IEICE Jpn., NC D-ll-95, Mar. 1997.
40. K. Patel, B. C. Smith, and L. A, Rowe, "Performance of a software MPEG video decoder," in Proc. ACM Multimedia Conf., 1993.
41. M. Ikekawa, D. Ishii, E. Murata, K. Numata, Y. Takamizawa, and M. Tanaka, "A real-time software MPEG-2 decoder for multimedia PC's," in ICCE Dig. Tech. Papers, June 1997, pp. 2-3.
42. D. Ishii, M. Ikekawa, and I. Kuroda, "Parallel variable length decoding with inverse quantization for software MPEG-2 decoders," in Proc. IEEE Works/lap Signal Processing Systems (SIPS97), Nov. 1997, pp. 500-509.
43. B. G. Lee, "A new algorithm to compute the discrete cosine transform," IEEE Trans. Aconst., Speech, Signal Processing, vol. ASSP-32, pp. 1243-1245, Dec. 1984.
44. Y. Arai, T. Agui, and M. Nakajima, "A fast DCT-SQ scheme for images," Trans. IEICE, vol. E71, no. 11, p. 1095, Nov. 1988.
45. W. B. Pennbecker and J. L. Mitchell, JPEG Still Image Data Compression Standard. New York: Van Nostrand, 1993.
46. W. A. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun., vol. COM-25, no. 9, pp. 1004-1011, 1977.
47. C. Loeffler, A. Ligtenberg, and G. S. Moschytz, "Practical fast 1-D DCT algorithms with 11 multiplications," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing 1989 (ICASSP'89), pp. 988-991.
48. A. C. Hung and T. H.-Y. Meng, "Statistical inverse discrete cosine transforms for image compression," in Proc. SPIE Digital Video Compression on Personal Computers: Algorithms and Technologies, A. A. Rodriguez, Ed., vol. 2187, 1994.
49. M. Yoshida, H. Ohtomo, and I. Kuroda, "A new generation 16-bit general purpose programmable DSP and its video rate application," in Proc. IEEE VLSI Signal Processing VI, Oct. 1993, pp. 93-101.
50. IEEE Standard Specification for the Implementation of 8 by 8 Inverse Discrete Cosine Transform, IEEE Standard 1180-1990, 1990.
51. "Inverse discrete cosine transform," International Standards Organization, ISO/IEC 13818-2:1996/Cor.2 1996(E) in Annex A, 1996
52. S. Eckart, "High performance software MPEG video player for PC's," in Proc. SPIE, San Jose, CA, 1995, vol. 2419, pp. 446-454.
53. Intel Corp. (Apr. 1996). Choosing a platform architecture for cost effective MPEG-2 video playback (white paper). [Online]. Available WWW: www.intel.com.
54. V. Bhaskaran, K. Konstantinides, R. B. Lee, and J. P. Beck, "Algorithmic and architectural enhancements for real-time MPEG1 decoding on a general purpose RISC workstation," IEEE Trans. Circuits, Syst., Video TcchnoL, vol. 5, pp. 380-386, Oct. 1995.
55. Intel Corp. (Dec. 1995). Designing a low cost, high performance platform for MPEG-1 video playback (white paper). [Online]. Available WWW: www.intel.com.
56. H. Bheda and P. Srinivasan, "A high-performance crossplatform MPEG decoder," in Proc. SPIE, vol. 2187, 1994, pp. 241-248.
57. H. Sasaki, "Multimedia complex on a chip," in Dig. Tech. Papers ISSCC96, Feb. 1996, pp. 16-19.