VLSI implementations of image and video multimedia processing systems

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 8, Issue 7, 1998, Pages 878-891

  Pirsch, Peter ^a,b   Stolberg, Hans Joachim ^a,b  

^a IEEE   (Germany)

^b LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

MPEG; Multimedia; Parallel processing; Programmable processor; Very large scale integrated (VLSI); Video codec

Indexed keywords

IMAGE CODING; IMAGE COMPRESSION; PARALLEL PROCESSING SYSTEMS; VIDEO SIGNAL PROCESSING; VLSI CIRCUITS;

PROGRAMMABLE MULTIMEDIA PROCESSORS; VIDEO PROCESSING CIRCUITS;

MULTIMEDIA SYSTEMS;

EID: 0032203856     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.735383     Document Type: Article

References (70)

1. "Video codec for audiovisual services at p x 64 kbits," ITU-T Recommendation H.261, Mar. 1993.
2. "Video coding for low bitrate communication," ITU-T Draft Recommendation H.263, May 1996.
3. T. Chen, "Recent development in video coding standards for multimedia communications: H.261, H.263, and H.263+." in IS-CAS Tutorial on MPEG-4, June 1997, ch. 2.4, pp. 99-114.
4. ISO/IEC 11172-1/-2/-3, Information Technology - Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to About 1, 5 Mbit/s: Systems/Video/Audio, 1994.
5. ISO/IEC 13818-1/-2/-3, Information Technology - Generic Coding of Moving Pictures and Associated Audio: Systems/Video/Audio, 1996.
6. ISO/IEC JTC1/SC29/WG11, "MPEG-4 video verification model 8.0," MPEG97/N1796, July 1997.
7. Y.-Q. Zhang, F. Pereira, T. Sikora, and C. Reader, Eds., "MPEG-4," IEEE Trans. Circuits Syst. Video Technol. (Special Issue), Feb. 1997.
8. J. Brailean, W. Li, J. Ostermann, and Y.-Q. Zhang, "MPEG-4 video coding standard," in ISCAS Tutorial on MPEG-4, June 1997, ch. 3.
9. T. Sikora, Ed., "MPEG digital audio- and video-coding standards," IEEE Signal Processing Mag., (Special Issue), vol. 14, Sept. 1997.
10. V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards: Algorithms and Architectures, 2nd ed. Boston: Kluwer Academic, 1997.
11. A. Choudhary and S. Ranka, "Parallel processing for computer vision and image understanding," IEEE Computer, vol. 25, pp. 7-10, Feb. 1992.
12. M. Maresca, Ed., "Parallel architectures for image processing," Proc. IEEE (Special Issue), vol. 84, July 1996.
13. R. Hoffer, W. Gehrke, and P. Pirsch, "Heterogeneous multiprocessor architecture for video coding applications," Proc. SPIE, vol. 1977, pp. 417-424, Apr. 1993.
14. G. De Micheli, Ed., "Hardware-software codesign," Proc. IEEE (Special Issue), vol. 85, Mar. 1997.
15. R. K. Gupta, Co-Synthesis of Hardware and Software for Digital Embedded Systems. Boston: Kluwer Academic, 1995.
16. S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1988.
17. D. I. Moldevan, Parallel Processing: From Applications to Systems. Los Altos, CA: Morgan Kaufman, 1993.
18. K. R. Rao and P. Yip, Discrete Cosine Transform: Algorithms, Advantages, and Applications. San Diego: Academic, 1990.
19. N. Demassieux and F. Jutland, "Orthogonal transforms," in VLSI Implementations for Image Communications, P. Pirsch, Ed. Amsterdam: Elsevier, 1993, pp. 217-250.
20. M. Vetterli and H. J. Nussbaumer "Simple FFT and DCT algorithms with reduced number of operations," Signal Processing, Elsevier, vol. 6, pp. 267-278, Aug. 1984.
21. B. G. Lee, "A new algorithm to compute the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, pp. 1243-1245, Dec. 1984.
22. A. Peled and L. Liu, "A new hardware realization of digital filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-22, pp. 456-461, Dec. 1974.
23. M. T. Sun, L. Wu, and M. L. Liou, "A concurrent architecture for VLSI implementation of discrete cosine transform," IEEE Trans. Circuits Syst., vol. 34, pp. 992-994, Aug. 1987.
24. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression - A survey," Proc. IEEE, vol. 83, pp. 220-246, Feb. 1995.
25. J. R. Jain and A. K. Jain, "Displacement measurement and its application in interframe image coding," IEEE Trans. Commun., vol. COM-29, pp. 1799-1808, Dec. 1981.
26. T. Komarek and P. Pirsch, "Array architectures for block matching algorithms," IEEE Trans. Circuits Syst., vol. 36, pp. 1301-1308, Oct. 1989.
27. L. De Vos, "VLSI architectures for the hierarchical block matching algorithm for HDTV applications," Proc. SPIE Visual Commun. Image Processing '90, vol. 1360, pp. 398-409, 1990.
28. L. De Vos and M. Schöbinger, "VLSI architecture for a flexible block matching processor," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 417-428, Oct. 1995.
29. S.-F. Chang and D. G. Messerschmitt, "Designing high-throughput VLC decoders Part I - Concurrent VLSI architectures," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 187-196, June 1992.
30. M.-T. Sun, "Design of high-throughput entropy codec," in VLSI Implementations for Image Communications, P. Pirsch, Ed. Amsterdam: Elsevier, 1993, pp. 345-364.
31. Y. Ooi, A. Taniguchi, and S. Demura, "A 162 Mbit/s variable length decoding circuit using an adaptive tree search technique," in Proc. IEEE Custom Integrated Circuits Conf., 1994, pp. 6.5.1-6.5.4.
32. Y. Ooi, O. Ohnishi, Y. Yokoyama, Y. Katayama, M. Mizuno, M. Yamashina, H. Takano, N. Hayashi, and I. Tamitani, "An MPEG-2 encoder architecture based on a single-chip dedicated LSI with a control MPU," in Proc. Int. Conf. Acoust., Speech, Signal Processing, Apr. 1997, pp. 599-602.
33. A. van der Werf, F. Brüls, R. Kleihorst, E. Waterlander, M. Verstraelen, and T. Friedrich, "I.McIc: A single-chip MPEG-2 video encoder for storage," in Proc. Int. Solid-State Circuits Conf, Feb. 1997, pp. 254-255.
34. J. Turley, "Toshiba, TI roll out set-top box chips," Microprocessor Rep., vol. 10, no. 7, p. 16, 1996.
35. W. Gass, "Architecture trends of MPEG decoders for set-top box," in Multimedia Hardware Architectures 1997, Proc. SPIE, vol. 3021, pp. 162-169, Feb. 1997.
36. M. J. Flynn, "Very high speed computing systems," Proc. IEEE, vol. 54, pp. 1901-1909, Dec. 1966.
37. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability. New York: McGraw-Hill, 1993.
38. R. B. Lee, "Subword parallelism with MAX-2," IEEE Micro, vol. 16, pp. 51-59, Aug. 1996.
39. S. Dutta, A. Wolfe, W. Wolf, and K. J. O'Connor, "Design issues for very-long-instruction-word VLSI video signal processors," in VLSI Signal Processing IX, IEEE, Oct. 1996, pp. 95-104.
40. H. Bagnordi and M. Ito, "Available instruction-level parallelism in multimedia applications," in Proc. Int. Conf. Signal Processing and Technol., San Diego, CA, Sept. 1997.
41. J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Trans. Comput., vol. C-30, pp. 478-490, July 1981.
42. W.-M. W. Hwu, R. E. Hank, D. M. Gallagher, S. A. Mahlke, D. M. Lavery, G. E. Haab, J. C. Gyllenhaal, and D. I. Aug., "Compiler technology for future microprocessors," Proc. IEEE, vol. 83, pp. 1625-1676, Dec. 1995.
43. J. Kneip, M. Berekovic, and P. Pirsch, "An algorithm-hardware-system approach to VLIW multimedia processors," in Proc. IEEE Workshop Multimedia Signal Processing, Princeton, NJ, June 1997.
44. P. Clarke, "Compressed VLIW meets multi-media," Electron. Eng., pp. 45-47, Dec. 1995.
45. K. Guttag, "The multiprocessor video processor MVP," in Proc. IEEE Hot Chips V, 1993.
46. W. Gehrke and K. Gaedke, "Associative controlling of monolithic parallel processor architectures," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 453-464, Oct. 1995.
47. K. Nadehara, I. Kuroda, M. Daito, and T. Nakayama, "Low-power multimedia RISC," IEEE Micro, vol. 15, pp. 20-29, Dec. 1995.
48. S. Y. Kung and Y.-K. Chen, "On architectural styles for multimedia signal processors," in Proc. IEEE Workshop Multimedia Signal Processing, Princeton, NJ, June 1997.
49. K. Gaedke, H. Jeschke, and P. Pirsch, "A VLSI-based MIMD architecture of a multiprocessor system for real-time video processing applications," J. VLSI Signal Processing, vol. 5, pp. 159-169, Apr. 1993.
50. L. Nguyen, M. Mohamed, H. Park, and Y. Pai, "Multi-media signal processor (MSP) summary," in Proc. Hot Chips 8 Symp., Aug. 1996, pp. 217-226.
51. J.-M. Kim, S.-K. Hong, E.-W. Lee, and S.-I. Chae, "Multithreaded video coding processor for the videophone," in VLSI Signal Processing IX, IEEE, Oct. 1996, pp. 470-480.
52. D. Zucker, M. Flynn, and R. Lee, "Improving performance for software MPEG players," in Proc. Compcon, IEEE CS Press, 1996, pp. 327-332.
53. K. Nadehara, H.-J. Stolberg, M. Ikekawa, E. Murata, and I. Kuroda, "Real-time software MPEG-1 video decoder design for low-cost, low-power applications," in VLSI Signal Processing IX, IEEE, Oct. 1996, pp. 438-447.
54. H.-J. Stolberg, M. Ikekawa, and I. Kuroda, "Code positioning to reduce instruction cache misses in signal processing applications on multimedia RISC processors," in Proc. Int. Conf. Acoust., Speech, Signal Processing, Apr. 1997, pp. 699-702.
55. E. Holmann, A. Yamada, T. Yoshida, and S. Uramoto, "Real-time MPEG-2 software decoding with a dual-issue RISC processor," in VLSI Signal Processing IX, IEEE, Oct. 1996, pp. 105-114.
56. S. Rathnam and G. Slavenburg, "An architectural overview of the programmable multimedia processor, TM-1," in Proc. Compcon, IEEE CS Press, 1996, pp. 319-326.
57. "First trimedia chip boards PCI bus," Microprocessor Rep., vol. 9, Nov. 1995.
58. M. Beemster, A. van Inge, and F. Sijstermans, "Polyphase filtering on the trimedia core," in Multimedia Hardware Architectures 1997, Proc. SPIE vol. 3021, pp. 109-120, Feb. 1997.
59. P. Foley, "The Mpact media processor redefines the multimedia PC," Proc. Compcon, IEEE CS Press, 1996, pp. 311-318.
60. P. Kalapathy, "Hardware-software interactions on Mpact," IEEE Micro, vol. 17, pp. 20-26, Mar. 1997.
61. R. E. Owen and S. Purcell, "An enhanced DSP architecture for the seven multimedia functions: The Mpact 2 media processor," in Proc. 1997 Sips Workshop, Leicester, Nov. 1997, pp. 76-85.
62. T. J. Dillon, Jr., "The VelociTI architecture of the TMS320C6x," in Proc. Int. Conf. Signal Processing and Technol., San Diego, CA, Sept. 1997.
63. R. Simar, Jr., "DSP architectures, algorithms, and code-generation: Fission or fusion?," in Proc. 1997 Sips Workshop, Leicester, Nov. 1997, pp. 50-59.
64. V. Bhaskaran, K. Konstantinides, R. B. Lee, and J. P. Beck, "Algorithmical and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstation," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 380-386, Oct. 1995.
65. M. Tremblay, J. M. O'Connor, V. Narayanan, and L. He, "VIS speeds new media processing," IEEE Micro, vol. 16, pp. 10-20, Aug. 1996.
66. L. Gwennap, "Digital, MIPS add multimedia extensions," Microprocessor Rep., vol. 10, pp. 24-28, Nov. 1996.
67. A. Peleg and U. Weiser, "MMX technology extensions to the intel architecture," IEEE Micro, vol. 16, pp. 42-50, Aug. 1996.
68. "New TI technology doubles transistor density," TI Integration, vol. 13, no. 5, 1996.
69. P. Song, "Multithreading comes of age," Microprocessor Rep., vol. 11, no. 9, pp. 13-18, 1997.
70. S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Tullsen, "Simultaneous multithreading: A platform for next-generation processors," IEEE Micro, vol. 17, pp. 12-19, Oct. 1997.