A low-power dct core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 5, 2000, Pages 740-750

  Xanthopoulos, Thucydides ^b   Chandrakasan, Anantha P ^a  

^a IEEE

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Discrete cosine transform; Low power dsp; Video compression

Indexed keywords

EID: 0000194406     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.841502     Document Type: Article

References (19)

1. L. Nielsen and J. Sparso, A low-power asynchronous data-path for an FIR filter bank, in Proc. 2nd Int. Symp. Advanced Research in Asynchronous Circuits and Systems, Mar. 1996, pp. 197-207.
2. An 85 μW asynchronous filter bank for a digital hearing aid, in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1998, pp. 108-109.
3. J. Ludwig, S. Nawab, and A. Chandrakasan, Low-power digital filterins using approximate processing, IEEEJ. Solid-State Circuits, vol. 31, pp. 395-400, Mar. 1996.
4. P. Larsson and C. Nikol, Self-adjusting bit precision for low-power digital filters, in Proc. Symp. VLSI Circuits, June 1997, pp. 123-124.
5. C. Nikol, P. Larsson, K. Azadet, and N. O'Neill, A low-power 128-tap digital adaptive equalizer for broadband modems, IEEE J. Solid-State Circuits, vol. 32, pp. 1777-1789, Nov. 1997.
6. A. Peled and B. Liu, A new hardware realization of digital filters, IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-22, pp. 456-462, Dec. 1974.
7. S. A. White, Applications of distributed arithmetic to digital signal processing: A tutorial review, IEEE Acoust., Speech, Signal Processing Mag., pp. 4-19, July 1989.
8. R. Amirtharajah, T. Xanthopoulos, and A. Chandrakasan, Power scalable processing using distributed arithmetic, in 7999 Symp. Low Power Electronics and Design Dig. Tech. Papers, Aug. 1998, pp. 170-175.
9. W. H. Chen, C. H. Smith, and S. Fralick, A fast computational algorithm for ihe discrete cosine transform, IEEE Trans. Commun., vol. COM-25, pp. 1004-1009, Sept. 1977.
10. K. R. Rao and P. Yip, Discrete Cosine Transform: Algorithms, Advantages, Applications. New York: Academic, 1990.
11. T. Xanlhopoulos and A. Chandrakasan, A low-power IDCT macrocell for MPEG2 MP@ML exploiting data distribution properties for minimal activity, IEEE J. Solid-State Circuits, vol. 34, pp. 693-703, May 1999.
12. J. Gimlett, Use of activity classes in adaptive transform image coding, IEEE Trans. Commun., vol. COM-23, pp. 785-786, July 1975.
13. W. H. Chen and H. Smith, Adaptive coding of monochrome and color images, IEEE Trans. Commun., vol. COM-25, pp. 1285-1292, Nov. 1977.
14. R. Mester and U. Franke, Spectral entropy-activity classification in adaptive transform coding, IEEE J. Select. Areas Commun., vol. 10, pp. 913-917, June 1992.
15. T. Xanthopoulos, Low Power Data-Dependent Transform Video and Still Image Coding, Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, 1999.
16. T. Xanthopoulos, Y. Yaoi, and A. Chandrakasan, Architectural exploration using Verilog-based power estimation: A case study of the IDCT, in Proc. 34th Design Automation Conf. (DAC'97), June 1997, pp. 415-420.
17. M. Matsui, H. Hara, K. Seta, Y. Uetani, L. Kim, T. Nagamatsu, T. Shimazawa, S. Mita, G. Otomo, T. Oto, Y. Watanabe, F. Sano, A. Chiba, K. Matsuda, and T. Sakurai, 200 MHz video compression macrocells using low-swing differential logic, in Proc. IEEE Int. Solid-State Circuits CoJ., Feb. 1994, pp. 76-77.
18. 2, 2-D discrete cosine transform core processor with variable-threshold-voltage (VT) scheme, IEEE J. SolidState Circuits, vol. 31, pp. 1770-1777, Nov. 1996.
19. A. K. Bhattacharya and S. S. Haider, A VLSI implementation of the inverse discrete cosine transform, Int. J. Pattern Recognit. Artif. Intell., vol. 9, no. 2, pp. 303-314, 1995.