Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 161-166

  Lanuzza, Marco ^a   Margala, Martin ^b   Corsonello, Pasquale ^a  

^a UNIVERSITY OF CALABRIA   (Italy)

^b UNIVERSITY OF ROCHESTER   (United States)

Author keywords

Datapath; Processor In Memory; Reconfigurable Computing

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COST EFFECTIVENESS; DATA ACQUISITION; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC; PROGRAM PROCESSORS;

DATAPATH; HARDWARE COST; PROCESSOR-IN-MEMORY; RECONFIGURABLE COMPUTING;

MULTIMEDIA SYSTEMS;

EID: 28444490088     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195507     Document Type: Conference Paper

References (21)

1. J.Suh, E.-G. Kim, S. P. Crago, L. Srinivasan, M. C. French, "A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels", Proc. 30th Annual International Symposium on Computer Architecture, 2003, pp. 410-419, 9-11 June 2003.
2. D.G. Elliott, M. Stumm, W.M. Snelgrove, C. Cojocaru, R. Mckenzie, "Computational RAM: Implementing Processors in Memory", IEEE Design & Test of Computers, Vol. 16, Issue 1 , pp. 32 - 41, January-March 1999.
3. J.T. Zawodny, P.M. Kogge, "Cache-In-Memory", Innovative Architecture for Future Generation High-Performance Processors and Systems, 2001, pp. 3 - 11, 18-19 January 2001.
4. J. Draper, J. Sondeen, S. Mediratta, I. Kim, "Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip", Proc. of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2002, pp.163 - 172, 17-19 July 2002.
5. M. Margala, R. Lin, "Highly efficient digital CMOS accelerator for image and graphics processing", 15th Annual IEEE International ASIC/SOC Conference 2002, pp.127 - 132, 25-28 September 2002.
6. th International Parallel and Distributed Processing Symposium, IPDPS 2001, pp. 6, 23-27 April 2001.
7. B. S.-H. Kwan, B. F. Cockburn, D. G. Elliott, "Implementation of DSP-RAM: an architecture for parallel digital signal processing in memory", Canadian Conference on Electrical and Computer Engineering, 2001, Vol. 1, pp. 341 - 345, 13-16 May 2001.
8. J.-S. Moon, T.-J. Kwon, J. Sondeen, J.Draper ,"An area-efficient standard-cell floating-point unit design for a processing-in-memory system", Proc. of the Conference on European Solid-State Circuits, 2003, ESSCIRC '03, pp. 57-60, 16-18 September 2003.
9. J. Fritts, W. Wolf, B. Liu, "Understanding multimedia application characteristics for designing programmable media processors, "SPIE Photonics West, Media Processors '99, San Jose, CA, pp. 2-13, January 1999.
10. S. Nazareth, R. Asokan. "Processor Architectures for Multimedia", academics paper, November 2001. http://www.cs.dartmouth.edu/ ~nazareth/academic/CS107.pdf
11. The institute of Electrical and Electronics Engineers, Inc., "IEEE Standard for Binary Floating-Point Arithmetic", ANSI/IEEE Standard No. 754-1985, New York, Aug. 1985.
12. J. J. F. Cavanaugh, "Digital Computer Arithmetic- Design and Implementation" McGraw-Hill Book Company, 1984.
13. A. Farooqui, V. G. Oklobdzija, "A Programmable Data-Path for MPEG-4 and Natural Hybrid Video Coding", 34th Annual Asilomar Conference on signals, Systems and Computers, Pacific Grove, California, October 29 - November 1, 2000.
14. Y. Wang, J. Osternmann, Y-Q Zhang, "Video Processing And Communications", Prentice Hall, 2002.
15. W.H. Chen, C.H. Smith, and S.C. Fralick, "A Fast Computational Algorithm for the Discrete Cosine Transform," IEEE Trans. Communications, vol. 25, pp. 1004-1009, 1977.
16. B. J. Jasionowski, "A Processor-in-memory for Image and Video Compression", MS Thesis, University of Rochester, Rochester, New York, 2004.
17. I. Daubechies, "Orthonormal Bases of Compactly Supported Wavelets." Comm. Pure Appl. Math., Vol 41, pp. 909-996, 1988.
18. M. K.-F. Lay, "A Processor-in-Memory for Image Compression using the Discrete Wavelet Transform", MS Thesis, University of Rochester, Rochester, New York, 2004.
19. TI TMS320VC5509 Fixed-Point DSP, http://focus.ti.com/docs/prod/folders/ tms320vc5509.html
20. TI TMS320VC5509 Revision D Power Consumption Measurements, January 8, 2002.
21. TI TMS320C55x Hardware Extensions for Image/Video Applications Programmer's Reference, February 2002, http://focus.ti.com/lit/ug/spru098/ spru098.pdf