Trends in reconfigurable logic and reconfigurable computing

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2002, Pages 801-808

  Hartenstein, Reiner ^a  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

NEW DIRECTIONS; RECONFIGURABLE COMPUTING; RECONFIGURABLE LOGIC;

EID: 77956444672     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1046294     Document Type: Conference Paper

References (64)

1. http://fpl.org (domain name transfer pending: June 2002)
2. R. Hartenstein (embedded tutorial): A Decade of Research on Reconfigurable Architectures - a Visionary Retrospective; DATE 2001, Munich, March 2001
3. R. Hartenstein (invited embedded tutorial): Coarse Grain Reconfigurable Architectures; ASP-DAC'01, Yokohama, Japan, Jan 30 - Feb. 2, 2001
4. N. Tredennick: Technology and Business: Forces Driving Microprocessor Evolution; Proc. IEEE 83, 12 (Dec. 1995)
5. T. Makimoto: The Rising Wave of Field-Programmability; in: [6]
6. R. Hartenstein, H. Grünbacher (Editors): The Roadmap to Reconfigurable computing - Proc. FPL2000, Aug. 27-30, 2000; LNCS, Springer-Verlag 2000
7. R. Hartenstein (inv. keynote): Reconfigurable Computing: urging a revision of basic CS curricula; WLSPD2002, Aug. 6-8,2002, Las Vegas, USA
8. R. Hartenstein (invited embedded tutorial:): Reconfigurable Computing: the Roadmap to a New Business Model and its Impact on SoC Design; SBCCI 2001 - 14th Symposium on Integrated Circuits and Systems Design, Pirenopolis, DF, Brazil, September 10-15, 2001
9. J. Becker: Configurable Systems-on-Chip: Commercial and Academic Approaches; ICECS 2002, Dubrovnik, Croatia, Sept 15-18, 2002
10. 13th IEEE International Workshop on Rapid System Prototyping; Darmstadt, Germany, July 1-3, 2002 http://www.rsp-workshop.org
11. S. Guccione (keynote): Reconfigurable Computing at Xilinx; DSD 2001, Digital System Design Symposium, Warsaw, Poland, Sep 4-6, 2001
12. R. Hartenstein: The Microprocessor is no more General Purpose (invited paper), Proc. ISIS'97, Austin,Texas, USA, Oct. 8-10, 1997.
13. A. DeHon: Reconfigurable Architectures for General Purpose Computing; report no. AITR 1586, MIT AI Lab, 1996
14. M.J. Flynn, P. Hung, K. Rudd: Deep Submicron Microprocessor Design Issues; IEEE Micro July-Aug '99
15. http://pactcorp.com
16. U. Nageldinger et al.: KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures; ASP-DAC, Yokohama, Japan, Jan. 25-28, 2000.
17. U. Nageldinger: Design-Space Exploration for Coarse Grained Reconfigurable Architectures; Dissertation, Universitaet Kaiserslautern, June 2001
18. R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures; in [6]
19. D. Chen, J. Rabaey. PADDI: Programmable arithmetic devices for digital signal processing; #Digital Signal Processing IV, IEEE Press 1990
20. C. Chang, K. Kuusilinna, R. Broderson, G. Wright; The Biggascale Emulation Engine; FPGA 2002, 10th Int'l Symp. on Field-programmable Gate Arrays; Monterey, CA, Feb 24 - 26, 2002
21. R. Hartenstein, A. Hirschbiel, M. Weber: MoM - a partly custom-design architecture compared to standard hardware; IEEE CompEuro 1989
22. R. Hartenstein (invited paper): High-Performance Computing: über Szenen und Krisen; GI/ITG Workshop on Custom Computing, Dagstuhl, June 1996
23. R. Hartenstein (invited): Trends in Reconfigurable Logic and Reconfigurable Computing; 1CECS 2002, Dubrovnik, Croatia, Sept 15-18, 2002
24. R. Hartenstein (invited talk): Stream-based Arrays: Converging Design Flows for both, Reconfigurable and Hardwired .... ; IFIP International Conference on Very Large Scale Integration (VLSI-SoC 2001), December 2-4,2001, Montpellier, France
25. M. Herz, R. Hartenstein, M. Miranda, E. Brockmeyer, F. Catthoor: Memory Addressing Organization for Stream-based Reconfigurable Computing; ICECS 2002, Dubrovnik, Croatia, Sept 15-18, 2002
26. R. Hartenstein (invited post conference tutorial): on Enabling Technologies for Reconfigurable Computing 3rd Workshop.on Enabling Technologies for System-on-Chip Development November 21, 2001, Tampere, Finland
27. R. Kress et al.: A Datapath Synthesis System for the Reconfigurable Data-path Architecture; ASP-DAC'95, Chiba, Japan, Aug. 29 - Sept. 1,1995
28. T. Makimoto, D. Manners: Living with the Chip; Chapman & Hall, 1993
29. D. Gajski et al.: A second opinion on dataflow machines; Computer, Feb 1982
30. T. J. Callahan and J. Wawrzynek: Instruction-Level Parallelism for Reconfigurable Computing; in [31] pp. 248-257.
31. R. Hartenstein, A. Keevallik (Editors): Proc. FPL'98, Tallinn, Estonia, Aug. 31-Sept. 3, 1998, LNCS, Springer Verlag, 1998
32. M. Budiu and S. C. Goldstein: Fast Compilation for Pipelined Reconfigurable Fabrics; Proc. FPGA'99, Monterey, Feb. 1999, pp. 135-143.
33. M. Weinhardt, W. Luk: Pipeline Vectorization for Reconfigurable Systems; Proc. IEEE FCCM, April 1999
34. M. Gokhale, J. Stone: NAPA C: Compiling for a hybrid RISC / FPGA architecture; Proc. IEEE FCCM April 1998
35. J. Becker et al.: A General Approach in System Design Integrating Reconfigurable Accelerators; Proc. IEEE ISIS'96; Austin, TX, Oct. 9-11, 1996
36. K. Schmidt: A Program Partitioning, Restructuring, and Mapping Method for Xputers; Ph.D. Thesis, University of Kaiserslautern 1994
37. M. Herz, et al.: A Novel Sequencer Hardware for Application Specific Computing; Proc. ASAP'97, Zurich, Switzerland, July 14-16, 1997
38. J. Becker: A Partitioning Compiler for Computers with Xputer-based Accelerators; Ph. D. dissertation, Kaiserslautern University, 1997.
39. R. Hartenstein, A. Hirschbiel, M. Weber. MOM - Map Oriented Machine; in: E. Chiricozzi, A. D'Amico: Parallel Processing and Applications, North-Holland, 1988
40. R. Hartenstein et. al.: A Novel ASIC Design Approach Based on a New Machine Paradigm; IEEE J.SSC, Volume 26, No.7, July 1991.
41. R. Hartenstein et al.: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; InfoJapan'90, 30th Anniversary of the Computer Society of Japan, Tokyo, Japan, 1990.
42. R. Hartenstein, A. Hirschbiel, K. Schmidt, M. Weber A Novel Paradigm of Parallel Computation and its Use to Implement Simple High-Performance-HW; Future Generation Computer Systems 7, 91/92, North Holland - invited reprint of [41]
43. A. Ast, J. Becker, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt: Data- procedural Languages for FPL-based Machines; in [44]
44. R. Hartenstein, M. Servit (Editors): Proc. FPL'94, Prague, Czech Republic, Sept. 7-10, 1994, LNCS, Springer Verlag, 1994
45. M. Herz: High Performance Memory Communication Architectures for Coarse-Grained Reconfigurable Computing Architectures; Ph. D. Dissertation, Universitaet Kaiserslautern, January 2001
46. F. Cathcor et al: Custom Memory Management Methodology; Kluwer, 1998
47. N. D. Zervas et al.: Data-Reuse Exploration for Low-Power Realization of Multimedia Applications on Embedded Cores; PATMOS'99, Kos Island, Greece, Oct 1999
48. D. Soudris et al.: Data-Reuse and Parallel Embedded Architectures for Low-Power Real-Time Multimedia Applications; PATMOS' 2000, see: [49]
49. D. Soudris, P. Pirsch, E. Barke (Editors): Proc. PATMOS 2000; Göttingen, Germany Sept. 13 -15, 2000; LNCS, Springer Verlag, 2000
50. J. Kin et al.: Power Efficient Media Processor Design Space Exploration; Proc. DAC'99, New Orleans, June 21-25, 1999
51. S. Kougra et al.: Analytical Exploration of Power Efficient Data-Reuse Transformations on Multimedia Applications; ICASSP'2001, Salt Lake City, May 2001
52. S. Wuytak et al.: Formalized Methodology for Data Reuse Exploration for Low Power Hierarchical Memory Mappings; IEEE Trans, on VLSI Systems, Dec. 1998
53. D. Kulkami, M. Stumm: Loop and Data Transformations: A tutorial; CSRI-337, Computer Systems Research Institute, University of Toronto, June 1993
54. V. Tiwari et al.: Power Analysis of Embedded Software: A First Step Towards Software Power Minimization; IEEE Trans, on VLSI Systems, Dec. 1994
55. G. Sinevriotis et al.: Power Analysis of the ARM 7 Embedded Microprocessor, PATMOS'99, Kos Island, Greece, Oct 1999
56. A. Vandecapelle et al.: Global Multimedia Design Exploration using Accurate Memory organization Feedback; Proc. DAC 1999
57. T. Omnès et al: Dynamic Algorithms for Minimizing Memory Bandwidth in High throughput Telecom and Multimedia; in: Techniques de Parallelization Automatique, TSI, Éditions Hermes, 1999
58. S. Wuytack et al: Minimizing the required Memory Bandwidth in VLSI System Realizations; IEEE Trans. VLSI Systems, Dec. 1999
59. R.W. Hartenstein, AG. Hirschbiel, M. Weber. A Flexible Architecture for Image Processing; Microprocessing and Microprogramming, vol 21, pp 65-72,1987
60. R. Hartenstein, A. Hirschbiel, K. Schmidt, M. Weber A Novel ASIC Design Approach based on a New Machine Paradigm; PRoc. ESSCIRC90, Grenoble, France
61. R. Harteastein, A. Hirschbiel, M. Riedmüller, K. Schmidt, M.Weber A High Performance Machine Paradigm Based on Auto-Sequencing Data Memory; HICSS- 24, Hawaii Int' l. Conference on System Sciences, Koloa, Hawaii, 1991
62. Reiner W. Hartenstein, Helmut Reinig: Novel Sequencer Hardware for High-Speed Signal Processing; Workshop on Design Methodologies for Microelectronics, Smolenice Castle, Slovakia, September 1995
63. T. Kean (invited keynote): It's FPL, Jim - but not as we know it! Market Opportunities for the new Commercial Architectures; in [6]
64. R. Hartenstein (invited keynote): Reconfigurable Computing: a New Business Model - and its Impact on SoC Design; DSD'2001 Warsaw, Poland, Sept4 - 6, 2001