Implementing an OFDM receiver on the RaPiD reconfigurable architecture

IEEE Transactions on Computers

Volumn 53, Issue 11, 2004, Pages 1436-1448

  Ebeling, Carl ^a   Fisher, Chris ^a   Xing, Guanbin ^b   Shen, Manyuan ^a   Liu, Hui ^a  

^a University of Washington   (United States)

^b Kaon Systems Inc   (United States)

Author keywords

Adaptable architectures Heterogeneous (hybrid) systems; Application studies resulting in better multiple processor systems; Data communications devices; Design studies; Reconfigurable hardware; Signal processing systems; Special purpose and application based systems; Wireless systems

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; HYBRID COMPUTERS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; PROGRAM COMPILERS; WIRELESS TELECOMMUNICATION SYSTEMS;

ADAPTABLE ARCHITECTURES; DATA COMMUNICATION DEVICES; DESIGN STUDIES; HETEROGENEOUS (HYBRID) SYSTEMS; MOBILE EMBEDDED SYSTEMS; RECONFIGURABLE ARCHITECTURE; RECONFIGURABLE HARDWARE;

DATA COMMUNICATION EQUIPMENT;

EID: 8744276420     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2004.98     Document Type: Article

References (31)

1. D.C. Cronquist, C. Fisher, M. Figueroa, P. Franklin, and C. Ebeling, "Architecture Design of Reconfigurable Pipelined Data-paths," Proc. Conf. Advanced Research in VLSI, pp. 23-40, 1999.
2. C. Ebeling, D.C. Cronquist, P. Franklin, J. Secosky, and S.G. Berg, "Mapping Applications to the Rapid Configurable Architecture," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 106-115, Apr. 1997.
3. D.C. Cronquist, P. Franklin, S.G. Berg, and C. Ebeling, "Specifying and Compiling Applications for RaPiD," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 116-125, Apr. 1998.
4. C. Fisher, K. Rennie, G. Xing, S. Berg, K. Bolding, J. Naegle, D. Parshall, D. Portnov, A. Sulejmanpasic, and C. Ebeling, "An Emulator for Exploring RaPiD Configurable Computing Architectures," Proc. 11th Int'l Conf. Field-Programmable Logic and Applications (FPL 2001), pp. 17-26, Aug. 2001.
5. C. Ebeling, C. Fisher, G. Xing, M. Shen, and H. Lui, "Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture," Proc. 13th Int'l Conf. Field-Programmable Logic and Applications (FPL 2003), Aug. 2003.
6. D.I. Moldovan and J.A.B. Fortes, "Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays," IEEE Trans. Computers, vol. 35, no. 1; pp. 1-12, Jan. 1986.
7. P. Lee and Z.M. Kedem, "Synthesizing Linear Array Algorithms from Nested FOR Loop Algorithms," IEEE Trans. Computers, vol. 37, no. 12, pp. 1578-1598, Dec. 1988.
8. K. Bazargan, S. Ogrenci, and M. Sarrafzadeh, "Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures," Proc.e 38th Conf. Design Automation, pp. 635-640, 2001.
9. B. Mei, S. Vemalde, D. Verkest, H. De Man, and R. Lauwereins, "Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling," IEE Proc. Computers and Digital Techniques, vol. 150, no. 5, pp. 255-261, 2003.
10. D. Cronquist, "Reconfigurable Pipelined Datapaths," PhD thesis, Dept. of Computer Science and Eng., Univ. of Washington, Seattle, 1999.
11. Altera Corp. "The Stratix Design Handbook,"technical report, http://www.altera.com/literature/hb/stx/stratix↔ndbook.pdf, 2003.
12. Xilinx, Inc., "Virtex-II Pro X Platform FPGAs: Complete Data Sheet," technical report, http://direct.xilinx.com/bvdocs /publications/ds110.pdf, 2004.
13. M. Schlansker and B. Rau, "EPIC: Explicitly Parallel Instruction Computing," Computer, vol. 33, no. 2, pp. 37-45, Feb. 2000.
14. J. Wilberg and R. Camposano, "VLIW Processor Codesign for Video Processing," J. Design Automation of Embedded Systems, vol. 2, no. 1, pp. 79-119, 1996.
15. E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 157-166, Apr. 1996.
16. R. Kress, "A Fast Reconfigurable ALUs for Xputers," PhD thesis, Univ. of Kaiserslautern, 1996.
17. A. Marshall T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Hutchings, "A Reconfigurable Arithmetic Array for Multimedia Applications," Proc. 1999 ACM/SIGDA Seventh Int'l Symp. Field Programmable Gate Arrays, pp. 135-143, Feb. 1999.
18. S.C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. Taylor, "PipeRench: A Reconfigurable Architecture and Compiler," Computer, vol. 33, no. 4, Apr. 2000.
19. PACT Corp., "Smart Media Processing with XPP," technical report, http://www.pactcorp.com/ftp/demo/Documentation/xpp_white_ paper.pdf, 2002.
20. H. Singh, M.-H. Lee, G. Lu, F.J. Kurdahi, N. Bagherzadeh, and E.M. Chaves Filho, "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications," IEEE Trans. Computers, vol. 49, no. 5, pp. 465-481, May 2000.
21. B. Mei, S. Vernalde, D. Verkest, and R. Lauwereins, "Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study," Proc. Design, Automation, and Test in Europe Conf.e (DATE), vol. 2, pp. 1224-1229, 2004.
22. K. Compton and S. Hauck, "Configurable Computing: A Survey of Systems and Software," technical report Dept. of Electrical and Computer Eng., Northwestern Univ., 1999.
23. R. Van Nee and R. Prasad, OFDM for Wireless Multimedia Communications. Artech, 1999.
24. N. Weste and D.J. Skellem, "VLSI for OFDM," IEEE Comm. Magazine, vol. 36, no. 10, pp. 127-131, Oct. 1998.
25. G. Xing, H. Liu, and R. Shi, "A Multichannel MC-CDMA Demodulator and Its Implementation," Proc. Asilomar Conf. Signals, Systems and Computers, pp. 574-578, 1999.
26. B. Gold and T. Bially, "Parallelism in Fast Fourier Transform Hardware," IEEE Trans. Audio and Electroacoustics, vol. 21, pp. 5-16, Feb. 1985.
27. Xilinx, Inc., "Platform Flash In-System Programmable Configuration PROMs," technical report, http://direct.xilinx.com/bvdocs /publications/ds123.pdf, 2004.
28. Texas Instruments, Inc., "TMS320C6203 Fixed-Point Digital Signal Processor," technical report, http://focus.ti.com/lit/ds/symlink /tms320c6203b.pdf, 2004.
29. S. Ricci, F. Guidi, and P. Tortoli, "Assembly Optimised FFT Algorithms for TMS320C62 Processors," Proc. Third European DSP Education and Research Conf., Sept. 2000.
30. Chipworks, Inc., "Xilinx XC2V1000 Die Size and Photograph," Chipworks, Inc., Ottawa, Canada, 2002, http://www.chipworks.com/Reports /Flyers/Xilinx_XC2V1000.htm.
31. Toshiba Inc., "CMOS ASICs Product Guide," technical report, http://www.toshiba.com/taec/components/Generic/CMOSASIC2000.pdf, 2004.