Analog design in deep sub-micron CMOS

European Solid-State Circuits Conference

Volumn , Issue , 2000, Pages 126-132

  Bult, Klaas ^a  

^a Broadcom Netherlands BV ^*  (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT DESIGNERS; DEEP SUB-MICRON; DEEP SUB-MICRON TECHNOLOGY; DRIVING CIRCUITS; LOW SUPPLY VOLTAGES; MINIMUM FEATURE SIZES; RAIL-TO-RAIL INPUT; SUPPLY VOLTAGES;

DESIGN;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 4344659291     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (61)

1. W. Sansen, "Mixed Analog-Digital Design Challenges", IEEE Colloq. System on a Chip, pp. 1/1-1/6, Sept. 1998.
2. B. Hosticka et al., "Low-Voltage CMOS Analog Circuits", IEEE Trans. on Circ. and Syst., vol. 42, no. 11, pp. 864-872, Nov. 1995.
3. W.Sansen, "Challenges in Analog IC Design in Submicron CMOS Technologies", Analog and Mixed IC Design, IEEE-CAS Region 8 Workshop, pp. 72-78, Sept. 1996.
4. Peter Kinget and Michiel Steyaert, "Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits", Proc. IEEE Custom Integrated Circuit Conference, CICC96, pp.333-336, 1996.
5. M.Steyaert et al., "Custom Analog Low Power Design: The problem of low-voltage and mismatch", Proc. IEEECustom Int. Circ. Conf., CICC97, pp.285-292, 1997.
6. V.Prodanov and M.Green, "Design Techniques and Paradigms Toward Design of Low-Voltage CMOS Analog Circuits", Proc. 1997 IEEE International Symposium on Circuits and Systems, pp. 129-132, June 1997.
7. W.Sansen et al., "Towards Sub 1V Analog Integrated Circuits in Submicron Standard CMOS Technologies", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp. 186-187, Feb. 1998.
8. Q. Huang et al., "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits", IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 1023-1036, July 1998.
9. R.Castello et al. "High-Frequency Analog Filters in Deep-Submicron CMOS Technologies", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.74-75, Feb. 1999.
10. Klaas Bult, "Analog Broadband Communication Circuits in Deep Sub-Micron CMOS", IEEE Int. Solid-State Circ. Conf. Dig. Tech. Papers, pp.76-77, Feb. 1999.
11. J. Fattaruso, "Low-Voltage Analog CMOS Circuit Techniques", Proc. Int. Symp. on VLSI Tech., Syst. and Appl., pp. 286-289, 1999.
12. Daniel Foty, "Taking a Deep Look at Analog CMOS", IEEE Circuits &Devices, pp. 23-28, March 1999.
13. D. Buss, "Device Issues in the Integration of Analog/RF Functions in Deep Submicron Digital CMOS", IEDM Techn. Dig., pp. 423-426, 1999.
14. A.J. Annema, "Analog Circuit Performance and Process Scaling", IEEE Trans. on Circ. and Syst., vol. 46, no. 6, pp. 711-725, June 1999.
15. M.Steyaert et al., "Speed-Power-Accuracy Trade-off in high-speed Analog-to-Digital Converters: Now and in the future.", Proc. AACD, Tegernsee, April 2000.
16. J.Burghartz et al. "RF Potential of a 0.18-um CMOS Logic Device Technology", IEEE Trans. on Elec. Dev. vol. 47, no. 4, pp. 864-870, April 2000.
17. Abrishami et al., "International Technology Roadmap for Semiconductors", Semiconductor Industry Assoc., 1999.
18. C.Hu, "Future CMOS Scaling and Reliability", IEEE Proceedings, vol. 81, no. 5, pp. 682-689, May 1993.
19. B. Davari et al., "CMOS Scaling for High Performance and Low-Power-The Next Ten Years", IEEE Proceedings, vol. 83, no. 4, pp. 595-606, April 1995.
20. K. Lakshmikumar et al., "Characterization and Modelling of Mismatch in MOS Transistor for Precision Analog Design", IEEE J. of Solid-State Circ., vol SC-21, no. 6, pp. 1057-11066, Dec. 1986
21. M.Pelgrom et al., "Matching Properties of MOS Transistors", IEEE J. of Solid-State Circ., vol 24, no. 5, pp. 1433-1439, Oct. 1989.
22. T. Mizuno et al., "Experimental Study of Threshold Voltage Fluctuation Due to Statistical Variation of Channel Dopant Number in MOSFET's", IEEE Trans. on Elec. Dev. vol. 41, no.11, pp. 2216-2221, Nov. 1994.
23. M.Pelgrom et al., "Transistor matching in analog CMOS applications", IEEE IEDM Techn. Dig., pp. 915-918, 1998.
24. K.McCall et al. "A 6-bit 125 MHz CMOS A/D Converter", Proc. IEEE Custom Int. Circ. Conf., CICC, 1992.
25. M.Flynn and D.Allstot, "CMOS Folding ADCs with Current-Mode Interpolation", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.274-275, Feb. 1995.
26. F.Paillardet and P.Robert, "A 3.3 V 6 bits 60 MHz CMOS Dual ADC", IEEE Trans. on Cons. Elec., vol. 41, no. 3, pp. 880-883, Aug. 1995.
27. J.Spalding and D.Dalton,"A 200MSample/s 6b Flash ADC in 0.6-m CMOS", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.320-321, Feb. 1996.
28. R.Roovers and M.Steyaert, "A 175 Ms/s, 6b, 160 mW, 3.3 V CMOS A/D Converter", IEEE J. of Solid-State Circ., vol 31, no. 7, pp. 938-944, July 1996.
29. S.Tsukamoto et al., "A CMOS 6-b, 200 MSample/s, 3 VSupply A/D Converter for a PRML Read Channel LSI", IEEE J. of Solid-State Circ., vol 31, no. 11, pp. 1831-1836, Nov. 1996.
30. D.Dalton et al., "A 200-MSPS 6-Bit Flash ADC in 0.6-m CMOS", IEEE Trans. on Circ. and Syst., vol. 45, no. 11, pp. 1433-1444, Nov. 1998.
31. M.Flynn and B.Sheahan, "A 400-MSample/s 6-b CMOS Folding and Interpolating ADC", IEEE J. of Solid-State Circ., vol 33, no. 12, pp. 1932-1938, Dec. 1998.
32. S.Tsukamoto et al., "A CMOS 6-b, 400-MSample/s ADC with Error Correction", IEEE J. of Solid-State Circ., vol 33, no. 12, pp. 1939-1947, Dec. 1998.
33. Y.Tamba and K.Yamakido, "A CMOS 6b 500MSample/s ADC for a Hard Disk Drive Read Channel", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.324-325, Feb. 1999.
34. K.Yoon et al., "A 6b 500MSample/s CMOS Flash ADC with a Background Interpolated Auto-Zero Technique", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.326-327, Feb. 1999.
35. I.Mehr and D.Dalton, "A 500-MSample/s, 6-Bit Nyquist-Rate ADC for Disk-Drive Read-Channel Applications", IEEE J. of Solid-State Circ., vol 34, no. 7, pp. 912-920, July 1999.
36. K.Nagaraj et al., "Efficient 6-Bit A/D Converter Using a 1-Bit Folding Front End", IEEE J. of Solid-State Circ., vol 34, no. 8, pp. 1056-1062, Aug. 1999.
37. K.Nagaraj et al., "A 700MSample/s 6b Read Channel A/D Converter with 7b Servo Mode", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.426-427, Feb. 2000.
38. K.Sushihara et al., "A 6b 800MSample/s CMOS A/D Converter", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.428-429, Feb. 2000.
39. T.Ohguro et al., "0.18 -m low voltage / low power RF CMOS with zero Vth analog MOSFET's made by undoped epitaxial channel technique", IEEE IEDM Tech. Dig., pp.837-840, 1997.
40. S. Bazarjani and W.M.Snelgrove, "Low Voltage SC Circuit Design with Low-Vt MOSFET's", IEEE Int. Symp. on Circ. and Syst., ISCAS95, pp. 1021-1024, 1995.
41. T.Cho and P.Gray, "A 10 b, 20 MSample/s, 35 mW Pipeline A/D Converter", IEEE J. of Solid-State Circ., vol 30, no. 4, pp. 166-172, March 1995.
42. T.Brooks et al., "A Cascaded Sigma-Delta Pipeline A/D Converter with 1.25 MHz Signal Bandwidth and 89 dB SNR", IEEE J. of Solid-State Circ., vol 32, no. 12, pp. 1896-1906, Dec. 1997.
43. A.Abo and P.Gray, "A 1.5 V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter", IEEE J. of Solid-State Circ., vol 34, no. 5, pp. 599-606, May 1999.
44. U.Moon et al., "Switched-Capacitor Circuit Techniques in Submicron Low-Voltage CMOS". IEEE Int. Conf. on VLSI and CAD, ICVC99, pp. 349-358, 1999.
45. J.Crols and M.Steyaert, "Switched-OpAmp: An Approach to Realize Full CMOS Switched-Capacitor Circuits at Very Low Power Supply Voltages", IEEE J. of Solid-State Circ., vol 29, no. 12, pp. 936-942, Aug. 1994.
46. V.Peluso et al., "A 1.5-V-100-W - Modulator with 12-b Dynamic Range Using the Switched-OpAmp Technique", IEEE J. of Solid-State Circ., vol 32, no. 7, pp. 943-952, July 1997.
47. A.Bashirotto and R.Castello, "A 1-V 1.8-MHz CMOS Switched-OpAmp SC Filter with Rail-to-Rail Output Swing", IEEE J. of Solid-State Circ., vol 32, no. 12, pp. 1979-1986, Dec. 1997.
48. V.Peluso et al., "A 900-mV Low-Power - A/D Converter with 77-dB Dynamic Range", IEEE J. of Solid-State Circ., vol 33, no. 12, pp. 1887-1897, Dec. 1998.
49. L.Dai and R.Harjani, "CMOS Switched-Op-Amp-Based Sample-and-Hold Circuit", IEEE J. of Solid-State Circ., vol 35, no. 1, pp. 109-113, Jan. 2000.
50. R.v.d.Plassche, "Integrated Analog-to-Digital and Digitalto-Analog Converters", Kluwer Academic Publishers, Dordrecht, The Netherlands, 1994.
51. J.T.Wu, "1.2V CMOS Switched-Capacitor Circuits", IEEE Int. Solid-State Circ. Conf., Dig. Tech. Papers, pp.388-388, Feb. 1996.
52. K.Bult and G.Geelen, "A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain", IEEE J. of Solid-State Circ., vol 25, no. 6, pp. 1379-1384, Dec. 1990.
53. R.Eschauzier et al., "A 100-MHz 100-dB Operational Amplifier with Multipath Nested Miller Compensation Structure", IEEE J. of Solid-State Circ., vol 27, no. 12, pp. 1709-1717, Dec. 1992.
54. S.Pernici et al., "A CMOS Low-Distortion Fully Differential Power Amplifier with Double Nested Miller Compensation" IEEE J. of Solid-State Circ., vol 28, no. 7, pp. 758-763, July. 1993.
55. R.Hogervorst et al., "A Compact Power-Efficient 3V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries", IEEE J. of Solid-State Circ., vol 29, no. 12, pp. 1505-1513, Dec. 1994.
56. W.Redman-White, "A High Bandwidth Constant gm and Slew-Rate Rail-to-Rail CMOS Input Circuit and its Application to Analog Cells for Low Voltage VLSI Systems", IEEE J. of Solid-State Circ., vol 32, no. 5, pp. 701-711, May 1997.
57. B.Blalock et al., "Designing 1-V Op Amps Using Standard Digital CMOS Technology", IEEE Trans. on Circ. and Syst., vol. 45, no. 7, pp. 769-780, July 1998.
58. T.Duisters and E.C.Dijkmans, "A-90-dB THD Rail-to-Rail Input Opamp Using a New Local Charge Pump in CMOS", IEEE J. of Solid-State Circ., vol 33, no. 7, pp. 947-955, July 1998.
59. S.Karthikeyan et al.,"Low-Voltage Analog Circuit Design Based on Biased Inverting Opamp Configuration", IEEE Trans. on Circ. and Syst., vol. 47, no. 3, pp. 176-184, March 2000.
60. ", IEEE Trans. on Circ. and Syst., vol. 47, no. 3, pp. 176-184, March 2000.
61. K.Bult and A.Buchwald, "An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2", IEEE J. o7 Solid-State Circ., vol 32, no. 12, pp. 1887-1895, Dec. 1990.