A CMOS 6-b, 400-MSample/s ADC with error correction

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 12, 1998, Pages 1939-1947

  Tsukamoto, Sanroku ^a,b,d   Schofield, William G ^a,c,e,f   Endo, Toshiaki ^b,g  

^a IEEE   (Japan)

^b FUJITSU LABORATORIES LTD   (Japan)

^c Fujitsu Microelectronics Ltd   (United Kingdom)

^d NAGOYA INSTITUTE OF TECHNOLOGY   (Japan)

^e BRUNEL UNIVERSITY   (United Kingdom)

^f Fujitsu's Europ Mixed Sign Des C   (United Kingdom)

^g UNIVERSITY OF FUKUI   (Japan)

Author keywords

Analog digital conversion; CMOS analog integrated circuits; Encoding; Error correction; Error correction coding; Error detection coding; Gray codes

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CHOPPERS (CIRCUITS); CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; ERROR CORRECTION; ERROR DETECTION;

ANALOG TO DIGITAL CONVERTER; AUTOZEROING; ERROR DETECTION CODING; GRAY CODES;

ELECTRIC CONVERTERS;

EID: 0032316106     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.735534     Document Type: Article

References (22)

1. G. T. Uehara and P. R. Gray, "A 100 MHz A/D interface for PRML magnetic disk read channels." IEEE J. Solid-State Circuits, vol. 29, pp. 1606-1613, Dec. 1994.
2. T. Matsuura. T. Nara, T. Komatsu, E Imaizumi, T. Matsutsuru, R. Horita, H. Katsu, S. Suzumura, and K. Sato, "A 240 Mb/s 1W CMOS EPRML read channel LSI for hard disk drives," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 386-387.
3. A. G. W. Venes and R. J. van de Plassche, "An 80-MHz, 80-mW, 8-b CMOS folding A/D convener with distributed track-and-hold preprocessing," IEEE J. Solid-Stale Circuits, vol. 31, pp. 1846-1853, Dec. 1996.
4. M. Flynn and D. Allstot. "CMOS folding A/D converters with current-mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Sept. 1996.
5. K. Poulton, J. J. Corcoran, and T. Hornak. "A 1-GHz 6-bit ADC system." IEEE J. Solid-State Circuits, vol. SC-22, pp. 962-970, Dec. 1987.
6. P. Setty, J. Banner, J. Plany, H. Burger, and J. Sonntag, "A 5.75b 350 Msample/s or 6.75b 150 Msample/s reconfigurable flash ADC for a PRML read channel," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 148-149.
7. M. Flynn and B. Sheahan. "A 400 Msample/s 6b CMOS Folding and Interpolating ADC," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 150-151.
8. N. Fukushima, T. Yamada, N. Kumazawa, Y. Hasegawa, M. Soneda, "A CMOS 40 MHz 8b 105 mW two-step ADC," in ISSCC Dig. Tech. Papers, Feb. 1989, pp. 14-15.
9. K. McCall, M. Demler, and M. Plante. "A 6-bit 125 MHz CMOS A/D converter." in Proc. CICC, May 1992, pp. 16.8.1-16.8.4.
10. J. Spalding and D. Dalton, "A 200 Msample/s 6b flash ADC in 0.6 μm CMOS," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 320-321.
11. S. Tsukamoto, I. J. Dedic, T. Endo, K. Kikuta, K. Goto, and O. Kobayashi, "A CMOS 6b 200 Msample/s 3V-supply A/D converter for a PRML read channel LSI," IEEE J. Solid-State Circuits,. vol. 31, pp. 1831-1836, Nov, 1996.
12. J. Ingino, Jr, and B. A. Wooley, "A continuously-calibrated 10 Msample/s 12b 3.3 V ADC," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 144-145.
13. A. Matsuzawa, Y. Katagawa, I. Hidaka, S. Sawada, M. Kagawa, and M. Kanoh, "An 8b 600 MHz flash A/D converter with multistage duplex Gray codiag," in Symp. VLSI Circuit Dig. Tech. Papers, May 1991, pp. 113-114.
14. T. Wakimoto, Y. Akazawa, S. Konaka, "Si bipolar 2-GHz 6-bit flash A/D conversion LSI," IEEE J. Solid-State Circuits, vol. 23, pp. 1345-1350, Dec. 1988.
15. J. van Valburg and R. J. van de Plassche, "An 8-b 650-MS/s folding ADC," IEEE J. Solid-State Circuits, vol. 25, pp. 1662-1666, Dec. 1992.
16. C. W. Mangelsdorf, "A 400-MHz input flash converter with error correction," IEEE J. Solid-State Circuits, vol. 25, pp. 184-191, Feb. 1990.
17. V. E. Garuts, Y. S. Yu, E. O. Traa, and T. Yamaguchi, "A dual 4-bit, 2-GS/s analog-to-digital converter using a 70-ps silicon bipolar technology with borosenic-poly process and coupling-base implant," IEEE J. Solid-State Circuits, vol. 24, pp. 216-222, Apr. 1989.
18. M. Ito, T. Miki, S. Hosotani, T. Kumamoto, Y. Yamashita, M. Kijima, and T. Okada, "A 10 bit 20 MS/s 3 V supply CMOS A/D converter," IEEE J Solid-State Circuits, vol. 29, pp. 1531-1536, Dec, 1994.
19. K. Kattmann and J. Barrow, "A technique for reducing differential nonlinearity errors in flash A/D convertres, " in ISSCC Dig. Tech. Papers, Feb. 1991, pp. 170-171.
20. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
21. M. Krauß et al., "Fully-integrated 5 V CMOS system for a 20 Msample/s sampling oscilloscope," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 384-385.
22. B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995.