A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 11, 1996, Pages 1831-1836

  Tsukamoto, Sanroku ^a,c   Dedic, Ian ^{b,d,e,f,g,h,i}   Endo, Toshiaki ^a,j   Kikuta, Kazu Yoshi ^a,k,l   Goto, Kunihiko ^a,m   Kobayashi, Osamu ^a,m  

^a FUJITSU LABORATORIES LTD   (Japan)

^b Fujitsu Microelectronics Limited   (United Kingdom)

^c NAGOYA INSTITUTE OF TECHNOLOGY   (Japan)

^d UNIVERSITY OF CAMBRIDGE   (United Kingdom)

^e IMPERIAL COLLEGE LONDON   (United Kingdom)

^f GEC Hirst Research Center   (United Kingdom)

^g GEC Advanced Microelectronic Systems

^h Fujitsu Microelectronics   (United Kingdom)

ⁱ Fujitsu's Europ Mixed Sign Des C   (United Kingdom)

^j UNIVERSITY OF FUKUI   (Japan)

^k GIFU UNIVERSITY   (Japan)

^l HITACHI LTD   (Japan)

^m TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

more..

Author keywords

[No Author keywords available]

Indexed keywords

CHOPPERS (CIRCUITS); CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; LSI CIRCUITS; SPURIOUS SIGNAL NOISE; TRANSISTORS;

CHOPPER COMPARATORS; CONVERSION RATE; INTERLEAVED AUTO ZEROING ARCHITECTURE; OUTPUT SWING LIMITING COMPARATOR;

ANALOG TO DIGITAL CONVERSION;

EID: 0030288231     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.1996.542408     Document Type: Article

References (16)

1. S. Mita et al., "A 150Mb/s PRML chip for magnetic disk drives," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 62-63.
2. M. Steyaert et al., "A 100 MHz 8-bit CMOS interpolating A/D converter," in Proc. CICC, May 1993, pp. 28.1.1-28.1.4.
3. D. R. Weiland et al., "A digital read/write channel with EPR4 detection," in ISSCC Dig. Tech. Papers, Feb. 1994, pp. 276-277.
4. G. T. Uehara and P. R. Gray, "A 100 MHz A/D interface for PRML magnetic disk read channels," IEEE J. Solid-State Circuits., vol. 29, no. 12, pp. 1606-1613, Dec 1994.
5. P. Sutardja et al., "55-mW 300-MHz analog-digital converters using digital VLSI technology," in Proc. IEEE Symp. Low-Power Electronics, Oct 1995, pp. 68-69.
6. M. Krauß et al., "Fully-integrated 5 V CMOS system for a 20Msample/s sampling oscilloscope," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 384-385.
7. T. Matsuura et al., "An 8 b 20 MHz CMOS half-flash A/D Converter," in ISSCC Dig. Tech. Papers, Feb. 1988, pp. 220-221.
8. N. Fukushima et al., "A CMOS 40 MHz 8 b 105 mW two-step ADC," in ISSCC Dig. Tech. Papers, Feb. 1989, pp. 14-15.
9. S. Hosotani et al., " An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption," IEEE J. Solid-State Circuits., vol. 25, no. 1, pp. 167-172, Feb 1990.
10. K. M. Fukuda, T. Kikuchi, and M. Hotta, "Measurement of digital noise in mixed-signal integrated circuits," in Symp. VLSI Circuits Dig Tech. Papers, May 1993, pp. 23-24.
11. M. Ito et al., "A 10 bit 20 MS/s 3 V supply CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1531-1536, Dec. 1994.
12. K. McCall et al., "A 6-bit 125 MHz CMOS A/D converter," in Proc. CICC, May 1992, pp. 16.8.1-16.8.4.
13. R. van de Plassche and P. Baltus, "An 8-bit 100-MHz full-Nyquist analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1334-1344, Dec 1988.
14. J K. Poulton, J. J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC System," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 962-970, Dec 1987.
15. T. Wakimoto, Y. Akazawa, and S. Konaka, "Si bipolar 2-GHz 6-bit flash A/D conversion LSI," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1345-1350, Dec. 1988.
16. J.-T. Wu and B. A. Wooley, "A 100-MHz pipelined CMOS comparator," IEEE J. Solid-State Circ., vol. 23, no. 6, pp. 1379-1385, Dec. 1988.