Taking a deep look at analog CMOS

IEEE Circuits and Devices Magazine

Volumn 15, Issue 2, 1999, Pages 23-28

  Foty, Daniel ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; SEMICONDUCTOR DEVICE MODELS; THRESHOLD VOLTAGE;

SUPPLY-VOLTAGE SCALING;

LINEAR INTEGRATED CIRCUITS;

EID: 0032680082     PISSN: 87553996     EISSN: None     Source Type: Journal    
DOI: 10.1109/101.755473     Document Type: Article

References (14)

1. P. Allen and D. Holberg, CMOS Analog Circuit Design. New York: Holt, Rinehart and Winston, 1987.
2. D. Foty and E. Nowak, "MOSFET technology for low voltage/low power applications," IEEE Micro. pp. 68-77, June 1994.
3. R. Dennard et al., "Design of ion implanted MOSFETs with very small physical dimensions," IEEE J. Sol. St. Circ., vol SC-9, pp. 256-268, 1974.
4. N. Arora, MOSFET Models for VLSI Circuit Simulation. New York: Springer-Verlag, 1993.
5. E. Nowak, "Ultimate ULSI CMOS performance," 1993 IEDM Tech. Dig., pp. 115-118.
6. S. Ogura et al., "Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate Field Effect Transistor," IEEE Trans. Elec. Dev., vol. ED-27, pp. 1359-1367, 1980.
7. S. Wolf, Silicon Processing for the VLSI Era (Volume 2 - Process Integration). Sunset Beach, CA: Lattice Press, 1990.
8. C. Hu et al., "Hot electron induced MOSFET degradation - Model, monitor, and improvement," IEEE Trans. Elec. Dev., vol. ED-32, pp. 375-385, 1985.
9. R. Swanson and J. Meindl, "Ion-implanted complementary MOS transistors in low-voltage circuits," IEEE J. Sol. St. Circ., vol. SC-7, pp. 146-153, 1972.
10. D. Foty, MOSFET Modeling with SPICE: Principles and Practice. Englewood Cliffs, NJ: Prentice-Hall, 1997.
11. D. Foty, "MOSFET modeling for circuit simulation: Where do we go from here?" IEEE Circuits and Devices Mag., vol. 14, no. 4, pp. 26-31, 1998.
12. C. Sodini, P. Ko, and J. Moll, "The effect of high fields on MOS device and circuit performance," IEEE Trans. Elec. Dev., vol. ED-31, pp. 1386-1393, 1984.
13. m/I based MOSFET model," Proc. Int. Semicond. Dev. Res. Symp. (ISDRS), pp. 615-618, 1997.
14. M. Bucher, C. Lallement, C. Enz, F. Théodoloz, F. Krummenacher, "The EPFL-EKV MOSFET Model Equations for Simulation: Model Version 2.6," Technical Report, Version II, Electronics Laboratories, Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, July 1998.