Designing 1-V Op amps using standard digital CMOS technology

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 7, 1998, Pages 769-780

  Blalock, Benjamin J ^a,b   Allen, Phillip E ^c   Rincon Mora, Gabriel A ^d  

^a IEEE   (United States)

^b MISSISSIPPI STATE UNIVERSITY   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^d TEXAS INSTRUMENTS   (United States)

Author keywords

Cmos analog integrated circuits; Current mirrors; Differential amplifiers; Operational amplifiers

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; LINEAR INTEGRATED CIRCUITS; LINEAR NETWORK SYNTHESIS; MESFET DEVICES;

PHASE MARGIN;

OPERATIONAL AMPLIFIERS;

EID: 0032117485     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.700924     Document Type: Article

References (20)

1. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen,"Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.
2. M. Nagata,"Limitations, innovations, and challenges of circuits and devices into a half micrometer and beyond," IEEE J. Solid-State Circuits, vol. 27, pp. 465-472, Apr. 1992.
3. M. Ishikawa, T. Tsukahara, and Y. Akazawa,"Evolution of mixed-signal communication LSI's," IEICE Trans. Electron., vol. E77-C, pp. 1895-1902, Dec. 1994.
4. C. Hu,"Future CMOS scaling and reliability," Proc. IEEE, vol. 81, pp. 682-652, May 1993.
5. P. E. Allen, B. J. Blalock, and G. A. Rincon,"A 1 V CMOS op amp using bulk-driven MOSFET's," in Proc. 1995 ISSCC, Feb. 1995, pp. 192-193.
6. K. Laker and W. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, 1994, pp. 20-22.
7. B. J. Sheu, D. L. Scharfetter, and P. K. Ko,"SPICE2 implementation of BSIM," UCB/ERL M85/42, Eng. Res. Lab., Univ. California, Berkeley.
8. F. O. Eynde and W. Sansen, Analog Interfaces for Digital Signal Processing Systems. Boston, MA: Kluwer Academic, 1993.
9. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1984.
10. J. P. Uyemura, Fundamentals of MOS Digital Integrated Circuits. Reading, MA: Addison-Wesley, 1988.
11. B. J. Blalock,"A 1-volt CMOS wide dynamic range operational amplifier," Ph.D. dissertation, School Elect. Comput. Eng., Georgia Inst. Technol., Atlanta, GA, 1996. [12]
12. B. J. Blalock and P. E. Allen,"A one-volt, 120-μW, 1-MHz OTA for standard CMOS technology," in Proc. ISCAS, 1996, vol. 1, pp. 305-307.
13. B. J. Blalock and P. E. Allen,"A low-voltage, bulk-driven MOSFET current mirror for CMOS technology," in Proc. 1995 ISCAS, vol. 3, pp. 1972-1975.
14. E. A. Vittoz,"MOS transistors operated in the lateral bipolar mode and their application in CMOS technology," IEEE J. Solid-State Circuits, vol. SC-18, pp. 273-279, June 1983.
15. T. Pan and A. A. Abidi,"A 50-dB variable gain amplifier using parasitic bipolar transistors in CMOS," IEEE J. Solid-State Circuits, vol. SC-24, pp. 951-961, Aug. 1989.
16. B. Song and P. R. Gray,"A precision curvature-compensated CMOS bandgap reference," IEEE J. Solid-State Circuits, vol. SC-18, pp. 634-643, Dec. 1983.
17. J. Michejda and S. K. Kim,"A precision CMOS bandgap reference," IEEE J. Solid-State Circuits, vol. SC-19, pp. 1014-1021, Dec. 1984.
18. P. R. Gray and R. G. Meyer,"MOS operational amplifier design - A tutorial overview," IEEE J. Solid-State Circuits, vol. SC-17, pp. 969-982, Dec. 1982.
19. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Holt, Rinehart and Winston, 1987.
20. F. O. Eynde, P. Wambacq, and W. Sansen,"On the relationship between the CMRR or PSRR and the second harmonic distortion of differential input amplifiers," IEEE J. Solid-State Circuits, vol. 24, pp. 1740-1744, Dec. 1989.