Analog circuit performance and process scaling

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 6, 1999, Pages 711-725

  Annema, Anne Johan ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; MOSFET DEVICES; OPTIMIZATION; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO; SPURIOUS SIGNAL NOISE;

ANALOG CIRCUIT; PROCESS SCALING; VOLTAGE FOLLOWER CIRCUIT;

LINEAR INTEGRATED CIRCUITS;

EID: 0033149162     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.769780     Document Type: Article

References (19)

1. "The national technology roadmap for semiconductors," L. Wilson, J. Behr, D. Elley, B. Evares, and K. Upshaw, Eds., Semiconductor Ind. Assoc., 1997.
2. M.J.M. Pelgrom and M. Vertregt, "CMOS technology for mixed signal IC's," Solid-State Electron., vol. 41, no. 7, pp. 967-974, 1997.
3. W. Sansen "Analog circuit design in scaled CMOS technology," in Proc. 1996 Symp. VLSI Circuits, Dig. Paper, pp. 8-11.
4. E.J. van der Zwan and E.C. Dijkmans, "A 0.2 mW CMOS EA modulator for speech coding with 80 dB dynamic range," IEEE J. Solid-State Circuits, vol. 31, pp. 1873-1880, Dec. 1996.
5. P. Vorenkamp and R. Roovers, "A 12b 50M sample/s cascaded folding and interpolating ADC," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Paper, 1997, pp. 134-135.
6. R. Gregorian and G.C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
7. E.A. Vittoz, "Low-power design: Ways to approach the limits," in IEEE Int. Solid-State Circuits Conf., Dig. Paper, 1994, pp. 14-18.
8. G. Groenewold, "Optimal dynamic range integrated continuous-time filters," Ph.D. dissertation, Delft Univ. Tech., Delft, The Netherlands, 1992.
9. A.M. Abo and P.R. Gray, "A 1.5 V, 10-bit, 14 MS/s CMOS pipeline analog-to-digital converter," in Proc. 1998 Symp. VLSI Circuits, Dig. Papers, pp. 166-169.
10. D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavalle, "Low-voltage double-sampled sigma-delta converters," IEEEJ. Solid-State Circuits, vol. 32, pp. 1907-1919, Dec. 1997.
11. S.M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1991.
12. Philips Electronics N.V. (1990-1999). Philips models. [Online]. Available HTTP: http://www.semiconductors.philips.com/Philips_Models/
13. J. Schmilz et al., "Design and characterization of high-performance 0.13 micron NMOS devices," in Proc. ESSDERC'96, pp. 329-332.
14. A.H. Montrée étal., "High performance 0.3 micron CMOS technology using I-line lithography," in Proc. ESSDERC'96, pp. 597-600.
15. A.F. Duisters and E.C. Dijkmans, " A -90 dB THD rail-to-rail input opamp using a new local charge pump in CMOS," IEEE J. Solid-State Circuits, vol. 33, pp. 947-955, 1998.
16. V. Peluso, M.S.J. Steyaert, and W. Sansen, "A 1.5-V-100 //W AE modulator with 12-b dynamic range using the switched-opamp technique," IEEEJ. Solid-State Circuits, vol. 32, pp. 943-952, July 1997.
17. W. Lee et al, "A IV DSP for wireless communications," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Paper, 1997, pp. 92-93.
18. K.S. Kunden, J.K. White, and A. Sangiovanni-Vincentelli, Steady State Methods for Simulating Analog and Microwave Circuits. Norwell, MA: Kluwer, 1990.
19. P. Kirk, "Wide-range ADC samples CDMA signals," Microwave & RF, vol. 37, pp. 158-165, Aug. 1998.