A high bandwidth constant g m and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 5, 1997, Pages 701-712

  Redman White, William ^a,b,c,d,e,f  

^a IEEE   (United Kingdom)

^b NXP SEMICONDUCTORS   (Netherlands)

^c UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^d UNIVERSITY OF EXETER   (United Kingdom)

^e Post Office Telecommunications   (United Kingdom)

^f GEC Hirst Research Center   (United Kingdom)

Author keywords

CMOS analog integrated circuits; Comparators; Operational amplifiers

Indexed keywords

BANDWIDTH; COMPARATOR CIRCUITS; COMPUTER SIMULATION; INTEGRATED CIRCUIT MANUFACTURE; MIXER CIRCUITS; OPERATIONAL AMPLIFIERS; POWER SUPPLY CIRCUITS; TRANSCONDUCTANCE; VLSI CIRCUITS;

RAIL TO RAIL ARCHITECTURE;

CMOS INTEGRATED CIRCUITS;

EID: 0031139601     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.568838     Document Type: Article

References (14)

1. Y P Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
2. J N Babnezhad, "A rail-to-rail CMOS op-amp," IEEE J. Solid-State Circuits, vol. 23, pp. 1414-1417, Dec. 1988.
3. M. Ryat, "Rail-to-rail operational transconductance amplifier," U.S. patent 5 208 552, May 1993.
4. R. Hogervorst et al., "Compact power efficient 3V CMOS rail-to-rail input/output op-amp for VLSI cell libraries," IEEE J. Solid-State Circuits, vol. 29, pp. 1505-1513, Dec. 1994.
5. S. Akurai and M. Ismail, "Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage," IEEE J. Solid-State Circuits, vol. 31, pp. 146-156, Feb. 1996.
6. K. Nagaraj, "Constant transconductance CMOS amplifier input stage with rail-to-rail input common mode voltage," IEEE Trans. Circuits Syst. II, vol. 42, pp. 366-368, May 1995.
7. m controlled by an electronic Zener diode," IEEE J. Solid-State Circuits, vol. 31, pp. 1035-1040, July 1996.
8. M. J. M. Pelgrom et al., "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
9. W. Sansen, "Analog circuit design in scaled CMOS technology," in Proc. 1996 Symp. VLSI Circuits, Hawaii, June 1996, pp. 8-11.
10. J. N. Babanezhad and R. Gregorian, "A programmable gain/loss circuit," IEEE J. Solid-State Circuits, vol. SC-22, pp. 1082-1090, Dec 1987.
11. P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd ed. New York: Wiley.
12. H. Traff et al., "Novel approach to high speed CMOS current comparators," Electron. Lett., vol. 28, no. 3, pp. 310-312, Jan. 1992.
13. D. B. Ribner and M. A. Copeland, "Design techniques for cascoded CMOS op-amps with improved PSRR and common mode input range," IEEE J. Solid-State Circuits, vol. SC-19, pp. 919-925, Dec. 1984.
14. R. Velghe et al., "MOS 9 model," Philips unclassified report NL-UR003/94, Philips Research, Eindhoven, June 1995.