Design optimization of structural parameters in double gate MOSFETs for RF applications

Semiconductor Science and Technology

Volumn 23, Issue 5, 2008, Pages

  Liang, Jiale ^a   Xiao, Han ^a   Huang, Ru ^a   Wang, Pengfei ^a   Wang, Yangyuan ^a  

^a PEKING UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC DESIGN; PARAMETER ESTIMATION; STRUCTURAL ANALYSIS;

CHANNEL LENGTHS; GATE LENGTH DOWNSCALING; SPACER LENGTH; STRUCTURAL PARAMETERS;

MOSFET DEVICES;

EID: 43149085772     PISSN: 02681242     EISSN: 13616641     Source Type: Journal    
DOI: 10.1088/0268-1242/23/5/055019     Document Type: Article

References (31)

1. International Technology Roadmaps for Semiconductor (ITRS), 2005 edition
2. Woerlee P H, Knitel M J, van Langevelde R, Klaassen D B M, Tiemeijer L F, Scholten A J and Duijnhoven A T A Z V 2001 RF-CMOS performance trends Electron Devices 48 1776-82
3. Diaz C H, Tang D D and Sun Y-C 2003 CMOS technology for MS/RF SoC IEEE Trans. Electron Devices 50 557-66
4. Wong H S P 2003 Beyond the conventional transistor IBM J. Res. Dev. 46 133-68
5. Ernst T, Cristoloveanu S, Ghibaudo G, Ouisse T, Horiguchi S, Ono Y, Takahashi Y and Murase K 2003 Ultimately thin double-gate SOI MOSFETs IEEE Trans. Electron Devices 50 830-8
6. Yu B et al 2002 FinFET scaling to 10 nm gate length IEDM Tech. Dig. pp 251-4
7. Harrison S et al 2003 Highly performant double gate MOSFET realized with SON process IEDM Tech. Dig. 449-52
8. Fossum J G, Ge L X and Chiang M H 2002 Speed superiority of scaled double-gate CMOS IEEE Trans. Electron Devices 49 808-11
9. Shiho Y, Burnett D, Orlowski M and Mogab J 2005 Moderately doped channel multiple-finFET for logic applications IEDM Tech. Dig. 976-9
10. Liu Y, Matsukaw T, Endo K, Masahara M, Ishii K, O'uchi S, Yamauchi H, Tsukada J, Ishikawa Y and Suzuki E 2006 Advanced FinFET CMOS technology: TiN-gate, fin-height control and asymmetric gate insulator thickness 4T-FinFETs IEDM Tech. Dig. 1-4
11. Raskin J-P, Tsung M C, Kilchytska V, Lederer D and Flandre D 2006 Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization IEEE Trans. Electron Devices 53 1088-95
12. Alam M S, Lim T C and Armstrong G 2006 Analog performance of double gate SOI transistors Int. J. Electron. 93 1-18
13. Lim T C and Armstrong G 2006 The impact of the intrinsic and extrinsic resistances of double gate SOI on RF performance Solid-State Electron. 50 774-83
14. Sebastien N, Bertrand P, Gilberto C and Abdelkarim M 2007 Double-gate finFETs as a CMOS technology downscaling option: an RF perspective IEEE Trans. Electron Devices 54 279-83
15. Kranti A, Chung T M and Raskin J-P 2005 Analysis of static and dynamic performance of short-channel double gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors for improved cutoff frequency Japan. J. Appl. Phys. 44 2340-6
16. Kranti A and Armstrong G 2006 Engineering source/drain extension regions in nanoscale double gate (DG) SOI MOSFETs: analytical model and design considerations Solid-State Electron. 50 437-47
17. Kranti A and Armstrong G 2007 Source/drain extension region engineering in FinFETs for low-voltage analog applications IEEE Electron Devices Lett. 28 139-41
18. Kranti A and Armstrong G 2007 Comparative analysis of nanoscale MOS device architectures for RF applications Semicond. Sci. Technol. 22 481-91
19. Lederer D, Kilchytska V, Rudenko T, Collaert N, Flandre D, Dixit A, De Meyer K and Raskin J P 2005 FinFET analogue characterization from DC to 110 GHz Solid-State Electron. 49 1488-96
20. Nakajima H, Yanagi S, Komiya K and Omura Y 2002 Off-leakage and drive current characteristics of sub-100-nm SOI MOSFETs and impact of quantum tunnel current IEEE Trans. Electron Devices 49 1775-82
21. Curatola G and Nuttinck S 2007 The role of volume inversion on the intrinsic RF performance of double-gate FinFETs IEEE Trans. Electron Devices 54 141-50
22. Lazaro A and Iniguezet B 2006 RF and noise performance of double gate and single gate SOI Solid-State Electron. 50 826-42
23. Yang J W and Fossum J G 2005 On the feasibility of nanoscale triple-gate CMOS transistors IEEE Trans. Electron Devices 52 1159-64
24. Nuttinck S, Curatola G and Widdershoven F 2006 Gate-stack analysis for 45-nm CMOS devices from an RF perspective IEEE Trans. Electron Devices 53 925-9
25. User's Manual for ISE TCAD 8.0
26. Esseni D, Mastrapasqua M, Celler G K, Baumann F H, Fiegna C, Selmi L and Sangiorgi E 2000 Low field mobility of ultra-thin SOI N- and P-MOSFETs: measurements and implications on the performance of ultra-short MOSFETs IEDM Tech. Dig. 671-4
27. Dambrine G, Raynaud C, Lederer D, Dehan M, Rozeaux O, Vanmackelberg M, Danneville F, Lepilliet S and Raskin J P 2003 What are the limiting parameters of deep-submicron MOSFETs for high frequency applications? IEEE Electron Devices Lett. 24 189-91
28. Bansal A, Paul B C and Roy K 2005 Modeling and optimization of fringe capacitance of nanoscale DGMOS devices IEEE Trans. Electron Devices 52 256-62
29. Xiong S, King T-J and Bokor J 2005 Study of the extrinsic parasitics in nano-scale transistors Semicond. Sci. Technol. 20 652-7
30. Kedzierski J, Ieong M, Nowak E, Kanarsky T S, Zhang Y, Roy R, Boyd D, Fried D and Wong H S P 2003 Extension and source/drain design for high-performance FinFET devices IEEE Trans. Electron Devices 50 952-8
31. Schwierz F and Liou J J 2007 RF transistors: recent developments and roadmap toward terahertz applications Solid-State Electron 51 1079-91