Reconfigurable platforms for ubiquitous computing

2004 Computing Frontiers Conference

Volumn , Issue , 2004, Pages 377-389

  Glesner, Manfred ^a   Hollstein, Thomas ^a   Indrusiak, Leandro Soares ^a   Zipf, Peter ^a   Pionteck, Thilo ^a   Petrov, Mihail ^a   Zimmer, Heiko ^a   Murgan, Tudor ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Dynamic Power Management; Networks on Chip; Reconfigurable Hardware; Reconfigurable Processors; Ubiquitous Computing

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CHARGING (BATTERIES); COMPUTER HARDWARE; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; ERROR CORRECTION; LOCAL AREA NETWORKS; MICROPROCESSOR CHIPS; MOBILE COMPUTING; NETWORK PROTOCOLS; PERSONAL DIGITAL ASSISTANTS; PROGRAM PROCESSORS; RADIO;

MELTING DISTRIBUTED ELECTRONIC DEVICES; RECONFIGURABLE HARDWARES; RECONFIGURABLE PLATFORMS; RECONFIGURABLE PROCESSORS; UBIQUITOUS COMPUTING;

COMPUTER SYSTEMS;

EID: 4143133105     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/977091.977146     Document Type: Conference Paper

References (39)

1. Mark Weiser. The Computer for the Twenty-First Century Scientific American, pages 94-110, September 1991
2. SIA roadmap 2003 http://public.itrs.net
3. T. Murgan, M. Petrov, U. Heinkel, M. Majer, J. Pleickhardt, B. Bleisteiner, P. Zipf, and M. Glesner. Adaptive Architectures for an OTN Processor: Reducing Design Costs Through Reconfigurability and Multiprocessing. In ACM Computing Frontiers Conference,. April 2004. Ischia, Italy.
4. J. Rabaey. Reconfigurable Processing: The Solution to Low-Power Programmable DSP. In IEEE Intl. Conf. on Acoustics, Speech, and Signal Processing, volume 1, pages 275-278, April 1997.
5. L. Benini, A. Bogliolo, and G. D. Micheli. A survey of design techniques for system-level dynamic power management. IEEE Transactions on VLSI, 8(3):299-316, June 2000.
6. L. Benini and G. D. Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, Vol. 35:70-78, Jan 2002.
7. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of the Design Automation Conference (DAC 2001), pages 684-689, 2001.
8. G. D. Forney. The viterbi algorithm. Proceedings IEEE, 61(3):218-278, March 1973.
9. M. Petrov, A. Obeid, and T. Murgan. An adaptive trace-back solution for state-parallel viterbi decoders. In VLSI-SoC Conference, pages 167-173, Seeheim, Germany, Dec. 2003.
10. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiqvanni-Vincentelli. Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. In Proc. of the Design Automation Conference (DAC 2001), pages 667-672, 2001.
11. T. K. Truong, M. Shih, I. S. Reed, and E. H. Satorius. A VLSI design for a trace-back viterbi decoder. IEEE Transactions on Communications, 40(3):616-624, March 1992.
12. A. J. Viterbi. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm. IEEE Transactions on Information Theory, 11-13:260-269, 1967.
13. M. Goel and N. Shanbhag. Low-power channel coding via dynamic reconfiguration. Proceedings of ICASSP, pages 1893-1896, March 1999.
14. K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage. Networks on Silicon: Combining Best-Effort and Guaranteed Services. In Proc. of Automation and Test in Europe Conference and Exhibition 2002, pages 423-425, 2002.
15. R. Henning and C. Chakrabarti. Low-power approach for decoding convolutional codes with adaptive viterbi algorithm approximations. In Proceedings of ISLPED, pages 68-71, August 2002.
16. I. Kang and A. N. Willson. Low-power viterbi decoder for CDMA mobile terminals. In IEEE Journal of Solid-State Circuits, 33(3):473-482, March 1998.
17. K. Keuter, S. Malik, R. A. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli. System-Level Design: Orthononalization of Concerns and Platform-Based Design. In IEEE Transactions on Computer-Aided Design of integrated Circuits and Systems, 19(12):1523-1543, Dec 2000.
18. S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Öberg, K. Tiensyrjä, and A. Hemani. A Network on Chip Architecture and Design Methodology. In Proc. of VLSI Annual Symposium (ISVLSI 2002), pages 105-112, 2002.
19. C. Leiserson. Fat Trees: Universal Networks for Hardware-Efficient Supercomputing. In IEEE Transaction on Computers, Vol. C-34(No. 10):892-901, Oct 1985.
20. J. Muttersbach, T. Villinger, and W. Fichtner. Practical Design of Globally-Asynchronous Locally-Synchronous Systems. In Proc. of the Sixth Int. Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 3000), pages 52-59, 2000.
21. Juergen Becker, Nicolas Liebau, Thilo Pionteck, Manfred Glesner Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures FPL 2001: pages 584-589
22. Compton, Katherine; Hauck, Scott: Reconfigurable Computing: A Survey of Systems and Software, ACM Computing Surveys, vol. 34, no. 2, June 2002
23. Barat, Francisco; Lauwereins, Rudy; Deconinck, Geert: Reconfigurable Instruction Set Processors from a Hardware/Software Perspective, IEEE Transaction on Software Engineering, vol. 28, issue 9, September 2002
24. Laufer, Ronald; Taylor, R. Reed; Schmit, Herman: PCI-PipeRench and SwordAPI: A system for Stream-based Reconfigurable Computing, Proceeding of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'99), April 1999
25. Haynes, Simon D.; Cheung, Peter Y.K.; Luk, Wayne: Video Image Processing with the Sonic Architecture, Computer: Innovative Technology for Computer Professionals, vol. 33, no.4, IEEE Computer Society, April 2000
26. Arnold, Jeffrey M.; Buell, Duncan A.; Hoang, Dzung T.; Pryor, Daniel V.; Shirazi, Nabeel; Thistle, Mark R.: The Splash 2 Processor and Applications, Proceeding of the IEEE International Conference on VLSI in Computers and Processors (ICCD'9S), Oktober 1993
27. Hauser, John R.; Wawrzynek, John; GARP: A MIPS Processor with a Reconfigurable Coprocessor, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'97), April 1997
28. Rupp, Charle R.; Landguth Mark; Garverick, Tim; Gomersall, Edson; Holt, Harry; Arnold, Jeffrey M; Gokhale, Maya: The NAPA Adaptive Processsing Architectures, IEEE Symposium on Field Programmable Custom Computing Machines, 1998
29. Miyamori, Takashi; Olukotun, Kunle: A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'98), April 1998
30. Razdan, Rahule; Smith, Michael D.: A High-Performance Microarchitecture with Hardware-Programmable Functional Units, Proceedings of the 27th Annual International Symposium on Microarchitecture, November 1994
31. Jacob, Jeffrey A.;Chow, Paul: Memory Interfacing and Instruction Specification for Reconfigurable Processors, Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'99), 1999
32. Hauck, Scott; Fry, Thomas W.; Hosler, Matthew M.; Kao, Jeffrey P.: The Chimaera Reconfigurable Function Unit, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'97), April 1997
33. J. L. Hennessy, D. A. Patterson: Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, 1996
34. K. Compton, S. Hauck. Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys, 34 (2), pp. 171-210, 2002.
35. Object Management Group. Common Object Request Broker Architecture (CORBA). V. 3.0. 2002. http://www.omg.org
36. K. Arnold, A. Wollrath, B. O'Sullivan, R. Scheifler, J. Waldo. The Jini specification. Reading: Addison-Wesley, 1999.
37. Microsoft Corporation. Universal Plug and Play Device Architecture, v. 1.0. 2000. http://www.upnp.org/download/UPnPDA10_20000613.htm
38. E. Freeman, S. Hupfer, K. Arnold. Java Spaces: principles, patterns, and pratice. Java Series. Reading: Addison Wesley, 1999.
39. P. Sutton et al. VHDL Interfaces and Example Designs for the XSV board. http://www.itee.uq.edu.au/peters/xsvboard/