Low-power approach for decoding convolutional codes with adaptive viterbi algorithm approximations

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 68-71

  Henning, R ^a   Chakrabarti, C ^a  

^a AZ 85281   (United States)

Author keywords

Adaptive T algorithm decoding; Convolutional codes; Low power; Viterbi algorithm

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; BANDWIDTH; BIT ERROR RATE; DECODING; SIGNAL TO NOISE RATIO;

REED-SOLOMON CHANNEL CODING; VITERBI ALGORITHM;

CONVOLUTIONAL CODES;

EID: 0036948940     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2002.146712     Document Type: Conference Paper

References (7)

1. A. J. Viterbi, "Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm", IEEE Trans. Information Theory, vol. IT-13, pp. 260-269, 1967.
2. G. D. Forney, Jr., "The Viterbi Algorithm", Proc. IEEE, vol. 61, no. 3, pp. 218-278, Mar. 1973.
3. I. Kang and A. Willson Jr., "Low-Power Viterbi Decoder for CDMA Mobile Terminals", IEEE J. of Solid-State Circ., vol. 33, no. 3, pp. 473-482, Mar. 1998.
4. M. Goel, and N. Shanbhag, "Low-power Channel Coding via Dynamic Reconfiguration," in Proc. of ICASSP, pp. 1893-1896, Mar. 1999.
5. J. Goodman, A. Chandrakasan, and A. Dancy, "Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter", ACM Design Automation Conference (DAC), pp. 855-860, June 1999.
6. S. J. Simmons, "Breadth-First Trellis Decoding with Adaptive Effort", IEEE Trans. on Comm., vol. 38, no. 1, pp. 3-12, Jan. 1990.
7. F. Catthoor et al., "Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design," Norwell, MA: Kluwer, 1998.