Design of residue-to-binary converter for a new 5-moduli superset residue number system

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Cao, Bin ^a   Srikanthan, Thambipillai ^a   Chang, Chip Hong ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY DATA; GIGA-SCALE-INTEGRATION (GSI) CIRCUITS; RESIDUE NUMBER SYSTEM (RNS);

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSING; ELECTRIC POWER UTILIZATION; FUNCTIONS; NUMBER THEORY; SET THEORY; VLSI CIRCUITS;

ELECTRIC CONVERTERS;

EID: 4344631030     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986.
2. R. M. Capocelli and R. Giancarlo, "Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa," IEEE Trans. Circuits Syst., vol. 35, no. 11. pp. 1425-1430, 1988.
3. C. H. Huang, "A fully parallel mixed radix conversion algorithm for residue number applications," IEEE Trans. Comput., vol. 32, no. 4, pp. 398-402, 1983.
4. S. Andraos and H. Ahmad, "A new efficient memoryless residue to binary converter," IEEE Trans. Circuits Syst., vol. 35, no. 11, pp. 1441-1444, 1988.
5. k-1 -1)," IEEE Trans. Circuits Syst. -II, vol. 45, no. 2, pp. 204-209, Feb. 1998.
6. Z. Wang, G. A. Jullien and W. C. Miller, "An improved residue-to-binary converter," IEEE Trans. Circuits Syst. -I, vol. 47, no. 9, pp. 1437-1440, Sep. 2000.
7. n + 1)," IEEE Trans. Signal Processing, vol. 50, no. 7, pp. 1772-1779, 2002.
8. n+1 + 1}," in Proc. of 14th IEEE Symp. on Computer Arithmetic, Adelaide, Australia, pp. 168-175, Apr., 1999.
9. n+1 - 1}," J. of Circuits, Systems, and Computers, vol. 10, no. 1&2, pp. 85-99, 2000.
10. n+1 - 1}," in Proc. of IEEE Symp. On Circuits and Systems (ISCAS-2003), vol. 4, pp. 536-539, May 2003.
11. A. Skavantzos and M. Abdallah, "Implementation issues of the two-level residue number system with pairs of conjugate moduli," IEEE Trans. Signal Processing, vol. 47, no. 3, pp. 826-838, Mar. 1999.
12. A. Skavantzos, "An efficient residue to weighted converter for a new residue number system," in Proc. of the 8th Great Lakes Symp. VLSI, LA, no. 9, pp. 185-191, Feb. 1998.
13. S. J. Piestrak, "A high speed realization of residue to binary number system converter". IEEE Trans. Circuits Syst. -II, vol. 42, no. 10, pp. 661-663, 1995.
14. 2n+l} based on the New Chinese Remainder Theorem," IEEE Trans. Circuits Syst.-I, vol. 50, no. 10, pp. 1296-1303, October 2003.