메뉴 건너뛰기




Volumn , Issue , 1998, Pages 185-191

Efficient residue to weighted converter for a new Residue Number System

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; CARRY LOGIC; COMPUTATIONAL COMPLEXITY; DIGITAL SIGNAL PROCESSING; NUMBER THEORY; PARALLEL PROCESSING SYSTEMS;

EID: 0031651161     PISSN: 10661395     EISSN: None     Source Type: None    
DOI: 10.1109/GLSV.1998.665223     Document Type: Conference Paper
Times cited : (29)

References (28)
  • 1
    • 0003597645 scopus 로고
    • Residue Number System Arithmetic: Modern Applications in Digital Signal Processing
    • IEEE Press New York
    • Residue Number System Arithmetic: Modern Applications in Digital Signal Processing 1986 IEEE Press New York
    • (1986)
  • 2
    • 0017481467 scopus 로고
    • The use of residue number systems in the design of finite impulse response digital filters
    • W. K. Jenkins B. J. Leon The use of residue number systems in the design of finite impulse response digital filters IEEE Transactions on Circuits and Systems CAS-24 191 201 April 1977
    • (1977) IEEE Transactions on Circuits and Systems , vol.CAS-24 , pp. 191-201
    • Jenkins, W.K.1    Leon, B.J.2
  • 3
    • 0017512951 scopus 로고
    • A high-speed low-cost recursive digital filter using residue number arithmetic
    • M. A. Soderstrand A high-speed low-cost recursive digital filter using residue number arithmetic Proceedings of IEEE 65 1065 1067 July 1977
    • (1977) Proceedings of IEEE , vol.65 , pp. 1065-1067
    • Soderstrand, M.A.1
  • 4
    • 0018331351 scopus 로고
    • Recent advances in residue number techniques for recursive digital filtering
    • W. K. Jenkins Recent advances in residue number techniques for recursive digital filtering IEEE Transactions on Acoustics, Speech, and Signal Processing ASSP-27 19 30 February 1979
    • (1979) IEEE Transactions on Acoustics, Speech, and Signal Processing , vol.ASSP-27 , pp. 19-30
    • Jenkins, W.K.1
  • 5
    • 0345400978 scopus 로고
    • Processor architectures for two-dimensional convolvers using a single multiplexed computational element with finite field arithmetic
    • H. K. Nagpal G. A. Jullien W. C. Miller Processor architectures for two-dimensional convolvers using a single multiplexed computational element with finite field arithmetic IEEE Transactions on Computers C-32 989 1000 November 1983
    • (1983) IEEE Transactions on Computers , vol.C-32 , pp. 989-1000
    • Nagpal, H.K.1    Jullien, G.A.2    Miller, W.C.3
  • 8
    • 34547240575 scopus 로고
    • Using quadratic residue arithmetic for computing skew cyclic convolutions
    • A. Skavantzos Using quadratic residue arithmetic for computing skew cyclic convolutions Electronics Letters 27 23 2140 2141 November 1991
    • (1991) Electronics Letters , vol.27 , Issue.23 , pp. 2140-2141
    • Skavantzos, A.1
  • 9
    • 0027136241 scopus 로고
    • Implementation issues of 2-dimensional polynomial multipliers for signal processing using residue arithmetic
    • A. Skavantzos N. Mitash Implementation issues of 2-dimensional polynomial multipliers for signal processing using residue arithmetic IEE Proceedings-E 140 1 45 53 January 1993
    • (1993) IEE Proceedings-E , vol.140 , Issue.1 , pp. 45-53
    • Skavantzos, A.1    Mitash, N.2
  • 11
    • 0028549840 scopus 로고
    • New bit serial VLSI implementation of RNS FIR digital filters
    • C.-L. Wang New bit serial VLSI implementation of RNS FIR digital filters IEEE Transactions on Circuits and Systems-II 41 11 768 772 November 1994
    • (1994) IEEE Transactions on Circuits and Systems-II , vol.41 , Issue.11 , pp. 768-772
    • Wang, C.-L.1
  • 12
    • 0006438811 scopus 로고
    • A fault-tolerant GEQRNS processing element for linear systolic array DSP applications
    • J. C. Smith F. J. Taylor A fault-tolerant GEQRNS processing element for linear systolic array DSP applications IEEE Transactions on Computers 44 9 1121 1130 September 1995
    • (1995) IEEE Transactions on Computers , vol.44 , Issue.9 , pp. 1121-1130
    • Smith, J.C.1    Taylor, F.J.2
  • 13
    • 85176666960 scopus 로고
    • VLSI Signal Processing II
    • A high speed VLSI complex digital signal processor based on quadratic residue number system IEEE Press
    • M. A. Bayoumi VLSI Signal Processing II 200 211 1986 IEEE Press A high speed VLSI complex digital signal processor based on quadratic residue number system
    • (1986) , pp. 200-211
    • Bayoumi, M.A.1
  • 14
    • 0029358443 scopus 로고
    • RNS-based enhancements for direct digital frequency synthesis
    • W. A. Chren RNS-based enhancements for direct digital frequency synthesis IEEE Transactions on Circuits and Systems-II 42 8 516 524 August 1995
    • (1995) IEEE Transactions on Circuits and Systems-II , vol.42 , Issue.8 , pp. 516-524
    • Chren, W.A.1
  • 15
    • 0020890115 scopus 로고
    • Error Detection and Correction in Quadratic Residue Number System
    • MX
    • J. V. Krogmeier W. K. Jenkins Error Detection and Correction in Quadratic Residue Number System Proceedings of the 26th Midwest Symposium on Circuits and Systems 408 411 Proceedings of the 26th Midwest Symposium on Circuits and Systems Puebla MX 1983-August
    • (1983) , pp. 408-411
    • Krogmeier, J.V.1    Jenkins, W.K.2
  • 16
    • 0012757294 scopus 로고
    • Application of Residue Number systems to Complex Digital Filters
    • CA
    • S. H. Leung Application of Residue Number systems to Complex Digital Filters Proceedings of Fifteenth Asilomar Conference on Circuits, Systems, and Computers 70 74 Proceedings of Fifteenth Asilomar Conference on Circuits, Systems, and Computers Pacific Grove CA 1981-November
    • (1981) , pp. 70-74
    • Leung, S.H.1
  • 17
    • 79958012873 scopus 로고
    • New multi-moduli residue and quadratic residue systems for large dynamic ranges
    • CA
    • M. Abdallah A. Skavantzos New multi-moduli residue and quadratic residue systems for large dynamic ranges Proceedings of 29th Asilomar Conference on Signals, Systems, and Computers 961 965 Proceedings of 29th Asilomar Conference on Signals, Systems, and Computers Pacific Grove CA 1995-October
    • (1995) , pp. 961-965
    • Abdallah, M.1    Skavantzos, A.2
  • 18
    • 0031198970 scopus 로고    scopus 로고
    • On the binary quadratic residue system with non coprime moduli
    • M. Abdallah A. Skavantzos On the binary quadratic residue system with non coprime moduli IEEE Transactions on Signal Processing 45 8 2085 2091 August 1997
    • (1997) IEEE Transactions on Signal Processing , vol.45 , Issue.8 , pp. 2085-2091
    • Abdallah, M.1    Skavantzos, A.2
  • 19
    • 84915209790 scopus 로고
    • Applications of Quadratic Like Complex Residue Number System Arithmetic to Ultrasonics
    • CA
    • M. A. Soderstrand G. D. Poe Applications of Quadratic Like Complex Residue Number System Arithmetic to Ultrasonics Proceedings of the IEEE International Conference on Acoustics, Speech and Signed Processing 28A.5.1 28A.5.4 Proceedings of the IEEE International Conference on Acoustics, Speech and Signed Processing San Diego CA 1984-March
    • (1984) , pp. 28A.5.1-28A.5.4
    • Soderstrand, M.A.1    Poe, G.D.2
  • 20
    • 0022685881 scopus 로고
    • The Modified Quadratic Residue Number System (MQRNS) for Complex High-Speed Signal Processing
    • R. Krishnan G. A. Jullien W. C. Miller The Modified Quadratic Residue Number System (MQRNS) for Complex High-Speed Signal Processing IEEE Trans. on Circuits and Systems CAS-33 3 325 327 March 1986
    • (1986) IEEE Trans. on Circuits and Systems , vol.CAS-33 , Issue.3 , pp. 325-327
    • Krishnan, R.1    Jullien, G.A.2    Miller, W.C.3
  • 22
    • 0026244331 scopus 로고
    • Multiplication of complex numbers encoded as polynomials
    • T. Stouraitis A. Skavantzos Multiplication of complex numbers encoded as polynomials Journal of VLSI Signal Processing 3 4 319 328 October 1991
    • (1991) Journal of VLSI Signal Processing , vol.3 , Issue.4 , pp. 319-328
    • Stouraitis, T.1    Skavantzos, A.2
  • 24
    • 0022025270 scopus 로고
    • Fast memoryless, over 64 bits, residue-to-binary converter
    • P. Bernardson Fast memoryless, over 64 bits, residue-to-binary converter IEEE Transactions on Circuits and Systems CAS-32 298 300 March 1985
    • (1985) IEEE Transactions on Circuits and Systems , vol.CAS-32 , pp. 298-300
    • Bernardson, P.1
  • 26
    • 0024104425 scopus 로고
    • A new efficient memoryless residue to binary converter
    • S. Andraos H. Ahmad A new efficient memoryless residue to binary converter IEEE Transactions on Circuits and Systems 35 11 1441 1444 November 1988
    • (1988) IEEE Transactions on Circuits and Systems , vol.35 , Issue.11 , pp. 1441-1444
    • Andraos, S.1    Ahmad, H.2
  • 27
    • 0029388575 scopus 로고
    • A high-speed realization of a residue to binary number system converter
    • S. J. Piestrak A high-speed realization of a residue to binary number system converter IEEE Transactions on Circuits and Systems-II 42 10 661 663 October 1995
    • (1995) IEEE Transactions on Circuits and Systems-II , vol.42 , Issue.10 , pp. 661-663
    • Piestrak, S.J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.