Energy optimization of multiprocessor systems on chip by voltage selection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 3, 2007, Pages 262-275

  Andrei, Alexandru ^a,b   Eles, Petru ^a,b   Peng, Zebo ^a,b   Schmitz, Marcus T ^c   Al Hashimi, Bashir M ^a,d  

^a IEEE   (Sweden)

^b Department of Computer and Information Science ^*  (Sweden)

^c ROBERT BOSCH GMBH   (Germany)

^d UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

Energy management; Power minimization; Real time systems; Voltage selection

Indexed keywords

POWER MINIMIZATION; VOLTAGE SELECTION;

ELECTRIC POWER UTILIZATION; LEAKAGE CURRENTS; MICROPROCESSOR CHIPS; OPTIMIZATION;

ENERGY MANAGEMENT;

EID: 34247100270     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.891101     Document Type: Article

References (40)

1. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. Int. Symp. Low Power Electronics and Design, 1998, pp. 197-202.
2. S. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. Int. Conf. Comput.-Aided Des., 2002, pp. 721-725.
3. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. IEEE Symp. Foundations Comput. Sci, 1995, pp. 374-382.
4. C. Kim and K. Roy, "Dynamic Vth scaling scheme for active leakage power reduction," in Proc. Design, Autom. Test Eur. Conf., 2002, pp. 163-167.
5. S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol. 19, no. 4, pp. 23-29, Jul. 1999.
6. W. Kwon and T. Kim, "Optimal voltage allocation techniques for dynamically variable voltage processors," ACM Trans. Embed. Comput. Syst., vol. 4, pp. 211-230, Feb. 2005.
7. F. Gruian and K. Kuchcinski, "LEneS: Task scheduling for low-energy systems using variable supply voltage processors," in Proc. ASP-DAC, 2001, pp. 449-455.
8. J. Luo and N. Jha, "Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems," in Proc. VLSI, 2003, pp. 369-375.
9. M. Schmitz and B. M. Al-Hashimi, "Considering power variations of DVS processing elements for energy minimization in distributed systems," in Proc. Int. Symp. Syst. Synthesis, 2001, pp. 250-255.
10. Y. Zhang, X. Hu, and D. Chen, "Task scheduling and voltage selection for energy minimization," in Proc. Des. Autom. Conf., 2002, pp. 183-188.
11. D. Duarte, N. Vijaykrishnan, M. Irwin, H. Kim, and G. McFarland, "Impact of scaling on the effectiveness of dynamic power reduction," in Proc. ICCD, 2002, pp. 382-387.
12. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processors," in Proc. Real-Time Syst. Symp., 1998, pp. 178-187.
13. B. Mochocki, X. Hu, and G. Quan, "A realistic variable voltage scheduling model for real-time applications," in Proc. Int. Conf. Comput.-Aided Des., 2002, pp. 726-731.
14. Y. Zhang, X. Hu, and D. Chen, "Energy minimization of real-time tasks on variable voltage processors with transition energy overhead," in Proc. ASP-DAC, 2003, pp. 65-70.
15. L. Yan, J. Luo, and N. Jha, "Joint dynamic voltage scaling and adpative body biasing for heterogeneous distributed real-time embedded systems," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 7, pp. 1030-1041, Jul. 2005.
16. R. G. R. Jejurikar, "Dynamic slack reclamation with procrastination scheduling in real-time embedded systems," in Proc. Des. Autom. Conf., 2005, pp. 111-116.
17. C. Svensson, "Optimum voltage swing on on-chip and off-chip interconnects," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1108-1112, Jul. 2001.
18. D. Sylvester and K. Keutzer, "Impact of small process geometries on microarchitectures in systems on a chip," Proc. IEEE, vol. 89, no. 4, pp. 467-489, Apr. 2001.
19. Y. Ismail and E. Friedman, "Repeater insertion in RLC lines for minimum propagation delay," in Proc. ISCAS, 1999, pp. 404-407.
20. P. Kapur, G. Chandra, and K. Saraswat, "Power estimation in global interconnects and its reduction using a novel repeater optimization methodology," in Proc. DAC, 2002, pp. 461-466.
21. L. Shang, L. Peh, and N. Jha, "Power-efficient interconnection networks: Dynamic voltage scaling with links," Comp. Arch. Lett., vol. 1, no. 2, pp. 1-4, May 2002.
22. G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, "A variable-frequency parallel I/O interface with adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1600-1610, Nov. 2000.
23. J. Liu, P. Chou, and N. Bagherzdeh, "Communication speed selection for embedded systems with networked voltage-scalable processors," in Proc. CODES, 2002, pp. 169-174.
24. L. Benini, G. D. Micheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for system-level power optimization," in Proc. DATE, 1998, pp. 861-867.
25. C.-T. Hsieh and M. Pedram, "Architectural energy optimization by bus splitting," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 4, pp. 408-414, Apr. 2002.
26. W. Fornaciari, D. Sciuto, and C. Silvano, "Power estimation for architectural exploration of HW/SW communication on system-level buses," in Proc. 7th Int. Workshop Hardw./Softw. Co-Design(CODES), 1999, pp. 152-156.
27. G. Varatkar and R. Marculescu, "Communication-aware task scheduling and voltage selection for total system energy minimization," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 510-517.
28. A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. Al-Hashimi, "Overhead-conscious voltage selection for dynamic and leakage power reduction of time-constraint systems," in Proc. Des., Autom. Test Eur. Conf., 2004, pp. 518-523.
29. _, "Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems," in Proc. Int. Conf. Comput.-Aided Des., 2004, pp. 362-369.
30. _, "Energy optimization of multiprocessor systems on chip by voltage selection," Dept. Comput. Inf. Sci., Linköping Univ., Linköping, Sweden, 2007, Tech. Rep..
31. _, "Quasi-static voltage scaling for energy minimization with time constraints," in Proc. DATE, 2005, pp. 514-519.
32. A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design. Norwell, MA: Kluwer, 1995.
33. Intel, Santa Clara, CA, "Intel XScale Core, Developer's Manual," 2000.
34. AMD, Sunnyvale, CA, "Mobile AMD Athlon 4, Processor Model 6 CPGA Data Sheet," Tech. Rep. 24319 Rev E, 2000.
35. Y. Nesterov and A. Nemirovskii, "Interior-point polynomial algorithms in convex programming," in Studies in Applied Mathematics. Philadelphia, PA: SIAM, 1994.
36. P. Caputa and C. Svensson, "Low-power, low-latency global interconnects," in Proc. IEEE ASIC/SOC, 2002, pp. 394-398.
37. M. Schmitz, B. Al Hashimi, and P. Eles, System-Level Design Techniques for Energy-Efficient Embedded Systems. Norwell, MA: Kluwer, 2004.
38. J. Hu and R. Marculescu, "Energy-aware mapping for tile-based NoC architectures under performance constraints," in Proc. ASPDAC, 2003. pp. 233-239.
39. M. Ruggiero, P. Gioia, G. Alessio, L. B. M. Milano, D. Bertozzi, and A. Andrei, "A cooperative, accurate solving framework for optimal allocation, scheduling and frequency selection on energy-efficient MP-SoCs," in Proc. Int. Symp. Syst.-on-Chip, 2007, pp. 1-4.
40. M. Schmitz, B. Al-Hashimi, and P. Eles, "Cosynthesis of energy-efficient multimode embedded systems with consideration of mode-execution probabilities," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 2, pp. 153-169, Feb. 2005.