-
2
-
-
33646917360
-
Quasi-static voltage scaling for energy minimization with time constraints
-
Linkoping University, Department of Computer and Information Science, Sweden, September
-
A. Andrei, M.T. Schmilz, P Eles, and Z. Peng. Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints. Technical report, Linkoping University, Department of Computer and Information Science, Sweden, September 2004.
-
(2004)
Technical Report
-
-
Andrei, A.1
Schmilz, M.T.2
Eles, P.3
Peng, Z.4
-
3
-
-
3042565410
-
Overhead-conscious voltage selection for dynamic and leakage power reduction of time-constraint systems
-
Feb
-
Alexandru Andrei, Marcus Schmitz, Petru Eles, Zebo Peng, and Bashir Al-Hashimi. Overhead-Conscious Voltage Selection for Dynamic and Leakage Power Reduction of Time-Constraint Systems. In Fror. Design, Automation and Test in Europe Conf. (DATE04), pages 518-523, Feb 2004.
-
(2004)
Fror. Design, Automation and Test in Europe Conf. (DATE04)
, pp. 518-523
-
-
Andrei, A.1
Schmitz, M.2
Eles, P.3
Peng, Z.4
Al-Hashimi, B.5
-
5
-
-
0002842147
-
A scheduling model for reduced CPU energy
-
A. Demers F. Yao and S. Shenker. A Scheduling Model for Reduced CPU Energy. Proc.IEEE FOCS, pages 374-382, 1995.
-
(1995)
Proc. IEEE FOCS
, pp. 374-382
-
-
Demers, A.1
Yao, F.2
Shenker, S.3
-
7
-
-
0035680483
-
Dynamic and aggressive scheduling techniques for power-aware real-time systems
-
D. Mosse H. Aydin, R. Melhern and P. Mejia-Alvarez. Dynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems. In Proc. RTSS'01, pages 95-105, 2001.
-
(2001)
Proc. RTSS'01
, pp. 95-105
-
-
Mosse, D.1
Aydin, H.2
Melhern, R.3
Mejia-Alvarez, P.4
-
8
-
-
0032311886
-
On-line scheduling of hard real-time tasks on variable voltage processors
-
M. Potkonjak I. Hong and M. B. Srivastava. On-Line Scheduling of Hard Real-Time Tasks on Variable Voltage Processors. In Proc. ICCAD'98, pages 653-656, 1998.
-
(1998)
Proc. ICCAD'98
, pp. 653-656
-
-
Potkonjak, M.1
Hong, I.2
Srivastava, M.B.3
-
11
-
-
0346148512
-
Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems
-
J. Luo L. Yan and N. Jha. Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems. In Proc. ICCAD '03, pages 30-37, 2003.
-
(2003)
Proc. ICCAD '03
, pp. 30-37
-
-
Luo, J.1
Yan, L.2
Jha, N.3
-
12
-
-
0036917242
-
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
-
S. Martin, K. Flautner, T. Mudge, and D. Blaauw. Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads. In Proc. ICCAD-02, pages 721-725, 2002.
-
(2002)
Proc. ICCAD-02
, pp. 721-725
-
-
Martin, S.1
Flautner, K.2
Mudge, T.3
Blaauw, D.4
-
13
-
-
1142275611
-
Pareto-optimization-based run-time task scheduling for embedded systems
-
F. Catthoor P Yang. Pareto-Optimization-Based Run-Time Task Scheduling for Embedded Systems. In Proc. CODES+ISSS '03, pages 120-125, 2003.
-
(2003)
Proc. CODES+ISSS '03
, pp. 120-125
-
-
Catthoor, F.1
Yang, P.2
-
14
-
-
84893745478
-
Flexible and formal modeling of microprocessors with application to retargetable simulation
-
March
-
W. Qin and S. Malik. Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation. In Proc. Design, Automation and Test in Europe Conf. (DATE03). pages 556-561, March 2003.
-
(2003)
Proc. Design, Automation and Test in Europe Conf. (DATE03)
, pp. 556-561
-
-
Qin, W.1
Malik, S.2
-
15
-
-
0031356812
-
Embedded program timing alalysis based on path clustering and architecture classification
-
W. Ye R. Ernst. Embedded program timing alalysis based on path clustering and architecture classification. In Proc. ICCAD'97, pages 598-604, 1997.
-
(1997)
Proc. ICCAD'97
, pp. 598-604
-
-
Ye, W.1
Ernst, R.2
-
16
-
-
0037515306
-
A 4.5-ghz 130-nm 32-kb 10 cache with a leakage-tolerant self reverse-bias bitline scheme
-
May
-
A. Alvandpour S. Hsu, S. Mathew, S.-L. Lu, R. K. Krishnamurthy, and S. Borkar. A 4.5-ghz 130-nm 32-kb 10 cache with a leakage-tolerant self reverse-bias bitline scheme. Journal of Solid State Circuits, 38(5):755-761, May 2003.
-
(2003)
Journal of Solid State Circuits
, vol.38
, Issue.5
, pp. 755-761
-
-
Alvandpour, A.1
Hsu, S.2
Mathew, S.3
Lu, S.-L.4
Krishnamurthy, R.K.5
Borkar, S.6
-
17
-
-
0034785240
-
Considering power variations of DVS processing elements for energy minimisation in distributed systems
-
October
-
Marcus T. Schmitz and Bashir M. Al-Hashimi. Considering Power Variations of DVS Processing Elements for Energy Minimisation in Distributed Systems. In Int. Symp. System Synthesis (ISSS'01), pages 250-255, October 2001.
-
(2001)
Int. Symp. System Synthesis (ISSS'01)
, pp. 250-255
-
-
Schmitz, M.T.1
Al-Hashimi, B.M.2
-
18
-
-
33747219536
-
-
www.microlib.org.
-
-
-
-
19
-
-
0036056702
-
Task scheduling and voltage selection for energy minimization
-
June
-
X. Hu Y. Zhang and D. Chen. Task Scheduling and Voltage Selection for Energy Minimization. In Proc. IEEE DAC'02, pages 183-188, June 2002.
-
(2002)
Proc. IEEE DAC'02
, pp. 183-188
-
-
Hu, X.1
Zhang, Y.2
Chen, D.3
-
20
-
-
7744227052
-
Feedback EDF scheduling exploiting dynamic voltage scaling
-
Y. Zhu and F. Mueller. Feedback EDF Scheduling Exploiting Dynamic Voltage Scaling. In Proc. RTAS'04, pages 84-93, 2004.
-
(2004)
Proc. RTAS'04
, pp. 84-93
-
-
Zhu, Y.1
Mueller, F.2
|