A VLIW processor with reconfigurable instruction set for embedded applications

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 11, 2003, Pages 1876-1886

  Lodi, Andrea ^a   Toma, Mario ^a   Campi, Fabio ^a   Cappelli, Andrea ^a   Canegallo, Roberto ^a   Guerrieri, Roberto ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Energy consumption; Field programmable gate array (FPGA); Pipeline; Reconfigurable processor

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; REDUCED INSTRUCTION SET COMPUTING; RESPONSE TIME (COMPUTER SYSTEMS); VERY LONG INSTRUCTION WORD ARCHITECTURE;

POWER CONSUMPTION; RECONFIGURABLE PROCESSOR;

MICROPROCESSOR CHIPS;

EID: 0242551725     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.818292     Document Type: Article

References (25)

1. C. E. Shannon, "A mathematical theory of communication," Bell Syst. Tech. J., vol. 27, pp. 379-423, 623-656, July, Oct. 1948.
2. G. E. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, no. 8, pp. 114-117, Apr. 1965.
3. J. M. Rabaey, "Silicon platforms for the next generation systems-What role does reconfigurable hardware play?," in Proc. 9th Int. Workshop Field Programmable Logic and Applications, Aug. 2000, pp. 277-285, LNCS 1896.
4. A. DeHon, "The density advantage of reconfigurable computing," IEEE Computer, vol. 33, pp. 41-49, Apr. 2000.
5. P. Athanas and H. Silverman, "Processor reconfiguration through instruction-set metamorphosis," IEEE Computer, vol. 26, pp. 11-18, Mar. 1993.
6. C. Iseli and E. Sanchez, "Spyder: a SURE (SUperscalar and REconfigurable) processor," J. Supercomput., vol. 9, no. 3, pp. 231-252, 1995.
7. R. Razdan and M. Smith, "A high-performance microarchitecture with hardware-programmable functional units," in Proc. 27th Annu. Int. Symp. Microarchitecture, Nov. 1994, pp. 172-180.
8. S. Hauck, T. Fry, M. Hosler, and J. Kao, "The Chimaera reconfigurable functional unit," in Proc. IEEE Symp. FPGAs for Custom Computing Machines, Napa Valley, CA, Apr. 1997, pp. 87-96.
9. Z. A. Ye, N. Shenoy, and P. Banerjee, "A C compiler for a processor with a reconfigurable functional unit," in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays, Feb. 2000, pp. 95-100.
10. B. Kastrup, A. Bink, and J. Hoogerbrugge, "ConCISe: a compiler-driven CPLD-based instruction set accelerator," in Proc. 7th Annu. IEEE Symp. Field-Programmable Custom Computing Machines, Napa Valley, CA, Apr. 1999, pp. 92-100.
11. R. Wittig and P. Chow, "OneChip: an FPGA processor with reconfigurable logic," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, Napa Valley, CA, Mar. 1996, pp. 126-135.
12. J. Jacob and P. Chow, "Memory interfacing and instruction specification for reconfigurable processors," in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays, Monterey, CA, Feb. 1999, pp. 145-154.
13. J. R. Hauser and J. Wawrzynek, "Garp: a MIPS processor with a reconfigurable coprocessor," in Proc. 1997 IEEE Symp. Field Programmable Custom Computing Machines, 1997, pp. 12-21.
14. S. Vassiliadis, S. Wong, and S. Coţofanǎ, "The MOLEN ρμ-coded processor," in Proc. 11th Int. Conf. Field Programmable Logic and Application (FPL), 2001, pp. 275-285.
15. S. Wong, S. Vassiliadis, and S. Coţofanǎ, "Future directions of (programmable and reconfigurable) embedded processors," in Proc. 2nd Workshop System Architecture Modeling and Simulation (SAMOS2002), 2002, pp. 1-18.
16. W. H. Mangione-Smith, B. Hutchings, D. Andrews, A. DeHon, C. Ebeling, R. Hartenstein, O. Mencer, J. Morris, K. Palem, V. K. Prasanna, and H. A. E. Spaanenburg, "Seeking solutions in reconfigurable computing," IEEE Computer, vol. 30, pp. 38-43, Dec. 1997.
17. J. Goodman and A. P. Chandrakasan, "An energy-efficient reconfigurable public-key cryptography processor," IEEE J. Solid-State Circuits, vol. 36, pp. 1808-1820, Nov. 2001.
18. D. Patterson and J. Hennessy, Computer Architecture: A Quantitative Approach. San Mateo, CA: Morgan Kaufmann, 1996.
19. F. Campi, R. Canegallo, A. Cappelli, R. Guerrieri, A. La Rosa, L. Lavagno, A. Lodi, C. Passerone, and M. Toma, "A reconfigurable processor architecture and software development environment for embedded systems," presented at the Reconfigurable Architectures Workshop, Nice, France, Apr. 2003.
20. A. DeHon, "DPGA-coupled microprocessors: Commodity ICs for the early 21st century," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, Napa Valley, CA, Apr. 1994, pp. 31-39.
21. S. Trimberger, D. Carberry, A. Jhonson, and J. Wong, "A time multiplexed FPGA," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, Napa Valley, CA, Apr. 1997, pp. 34-40.
22. V. Baena-Lecuyer, M. A. Aguirre, A. Torralba, L. G. Franquelo, and J. Faura, "Decoder-driven switching matrices in multicontext fpgas: Area reduction and their effect on routability," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 1999, pp. 463-466.
23. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri, "A pipelined configurable gate array for embedded processors," in Proc. ACM Symp. Field-Programmable Gate Arrays, Feb. 2003, pp. 21-30.
24. A. La Rosa, L. Lavagno, and C. Passerone, "A software development tool chain for a reconfigurable processor," in Proc. Int. Conf. Compilers, Architecture and Synthesis for Embedded Systems, 2002, pp. 93-98.
25. F. Campi, R. Canegallo, and R. Guerrieri, "IP-reusable 32-bit VLIW Risc core," in Proc. 27th Eur. Solid State Circuits Conf., Sept. 2001, pp. 456-459.