Compact buffered routing architecture

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3203, Issue , 2004, Pages 179-188

  Lodi, A ^a   Giansante, R ^a   Chiesa, C ^a   Ciccarelli, L ^a   Campi, F ^a   Toma, M ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTERS;

CONFIGURATION MEMORY; CRITICAL PATH DELAYS; GATE ARRAYS; ROUTABILITY; ROUTING ARCHITECTURE; SRAM CELL;

STATIC RANDOM ACCESS STORAGE;

EID: 33746115541     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30117-2_20     Document Type: Article

References (10)

1. A. DeHon, DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp.31-39, Napa Valley, California, April 1994.
2. S. Trimberger, D. Carberry, A. Jhonson and J. Wong. A Time Multiplexed FPGA. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp.34-40, Napa Valley, California, April 1997.
3. M. Sheng and J. Rose. Mixing buffers and pass transistors in FPGA routing architectures. In ACM/SIGDA International Symposium on FPGAs, pp. 75-84, February 2001.
4. G. Lemieux and D. Lewis Circuit Design of Routing Switches. In ACM/SIGDA International Symposium on FPGAs, February 2002.
5. A. DeHon, Entropy, Counting, and Programmable Interconnect. In ACM/SIGDA International Symposium on FPGAs, February 1996.
6. A. Lodi, L. Ciccarelli, A. Cappelli, F. Campi, M, Toma. Decoder-based interconnect structure for multi-context FPGAs. In Electronic Letters, pp. 362-364, 38, 2003.
7. V. Betz and J. Rose. VPR: A New Packing, Placement, and Routing Tool for FPGA Research. In International Workshop on Field Programmable Logic and Applications, Sept. 1997.
8. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo and R. Guerrieri. A Pipelined Configurable Gate Array for Embedded Processors. In Proceedings of the 11th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 21-30, February 2003.
9. C. Mucci, C. Chiesa, A. Lodi, M. Toma and F. Campi A C-based Algorithm Development Flow for a Reconfigurable Processor Architecture. In International Symposium on System-on-Chip, Tampere, Finland, 2003.
10. E.M. Sentovich, K.J. Singh; L. Lavagno, C. Moon, R. Murgai A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. UCB/ERL M92/41, 1992.