An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 10, 2001, Pages 1489-1497

  Ming, Jun ^a,b   Lewis, Stephen H ^a,c  

^a IEEE   (United States)

^b MARVELL SEMICONDUCTOR INC   (United States)

^c University of California Davis   (United States)

Author keywords

Adaptive systems; Analog digital conversion; Calibration; CMOS analog integrated circuits

Indexed keywords

SAMPLE-AND-HOLD AMPLIFIERS (SHA);

ADAPTIVE SYSTEMS; CAPACITORS; MONOLITHIC INTEGRATED CIRCUITS; SIGNAL TO NOISE RATIO;

ANALOG TO DIGITAL CONVERSION;

EID: 0035473398     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.953477     Document Type: Article

References (22)

1. High-performance parallel-serial analog to digital converter with error correction
2. A 150 Mbps A/D and D/A conversion system
3. A pipelined 5-Msample/s 9-bit analog-to-digital converter
4. A 10-b 20-Msample/s analog-to-digital converter
5. A new result in negative-feedback theory, and its application to audio power amplifiers
6. Low-voltage operational amplifier with rail-to-rail input and output ranges
7. m-C compensation
8. A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter
9. Reference refreshing cyclic analog-to-digital and digital-to-analog converters
10. Area-efficient self-calibration technique for pipe-lined algorithmic A/D converters
11. A 12-b 128-Msample/s ADC with 0.05 LSB DNL
12. A 10-b 20-Msample/s 35-mW pipeline A/D converter
13. A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2-μm CMOS
14. A 10-b 20-Msample/s low-power CMOS ADC
15. A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS
16. A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter
17. A 16-bit low-voltage CMOS A/D converter
18. Full-speed testing of A/D converters