Background digital calibration techniques for pipelined ADC's

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 44, Issue 2, 1997, Pages 102-109

  Moon, Un Ku ^a,b   Song, Bang Sup ^a,b  

^a NOKIA RESEARCH CENTER   (United States)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

Analog digital converters; Calibration; Pipeline processing

Indexed keywords

ALGORITHMS; CALIBRATION; COMPUTER HARDWARE; DIGITAL FILTERS; DIGITAL SIGNAL PROCESSING; INTERPOLATION; PIPELINE PROCESSING SYSTEMS; POLYNOMIALS; TESTING;

DIGITAL CALIBRATION TECHNIQUE; FORTY FOURTH ORDER POLYNOMIAL INTERPOLATION; NONLINEAR INTERPOLATION; NYQUIST BANDWIDTH; SPLIT REFERENCE INJECTION TECHNIQUE;

ANALOG TO DIGITAL CONVERSION;

EID: 0031078998     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.554434     Document Type: Article

References (17)

1. J. Domogalla, "Combination of analog to digital converter and error correction circuit," U.S. Patent, 4451 821, May 1984.
2. H. Lee, D. Hodges, and P. Gray, "A self-calibrating 15-bit CMOS A/D converter," IEEE J. Solid-State Circuits, vol. SC-19, pp. 813-819, Dec. 1984.
3. K. Tan. S. Kiriaki, M. De Wit, J. Fattaruso, C Tsay, W. Matthews, and R. Hesters, "Error correction techniques for high-performance differential A/D converters," IEEE J. Solid-State Circuits, vol. 25, pp. 1238-1327, Dec. 1990.
4. G. Miller, M. Timko, H. Lee, E. Nestler, M. Mueck, and P. Ferguson, "An 18b lOus self-calibrating ADC," in Dig. ISSCC, vol. 25, pp. 1238-1327, Dec. 1990.
5. Y. Lin, B. Kim, and P. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3u CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
6. S. Lee and B. Song, "Digital-domain calibration of multi-step analog-todigital converters," IEEEJ. Solid-State Circuits, vol. 27, pp. 1679-1688, Dec. 1992.
7. A. Karanicolas, H. Lee, and K. Bacrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1215, Dec. 1993.
8. S. Lee and B. Song, "Interstage gain proration technique for digitaldomain multi-step ADC calibration," IEEE Trans. Circuits Syst. II, vol. 41, pp. 12-18, Jan. 1994.
9. B. Brandt and B. Wooley, "A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion," IEEE J. Solid-State Circuits, vol. 26, pp. 1746-1756, Dec. 1991.
10. B. Razavi and B. Wooley, "A 12-b 5-Msample/s two-step CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 27, pp. 1667-1678, Dec. 1992.
11. E. Shu and B. Song, "A 13-bit 10-MHz ADC background-calibrated with real-time oversampling calibrator," Dig. Symp. VLSI Circuits, June 1994, pp. 13-14.
12. D. Kerth, N. Sooch, and E. Swanson, "A 12-b 1MHz two-step flash ADC," IEEEJ. Solid-State Circuits, vol. 24, pp. 250-255, Apr. 1989.
13. D. Groeneveld, H. Schouwenaars, H. Termeer, and C. Bastiaansen, "A self-calibration technique for monolithic high-resolution D/A converters," IEEE J. Solid-State Circuits, vol. SC-24, pp. 1517-1522, Dec. 1989.
14. H. Schmid, Electronic Analog/Digital Conversion Techniques. New York: Van Nostrand, 1970, pp. 323-325.
15. S. Lewis, S. Fetterman, G. Gross, Jr., R. Ramachandran, and T. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
16. G. Liu and C. Wei, "A new variable fractional sample delay filter with nonlinear interpolation," IEEE Trans. Circuits Syst., vol. 39, pp. 123-126, Feb. 1992.
17. B. Song, M. Tompsett, and K. Lakshmikumar, "A 12-bit 1-Msample/s capacitor error averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1324-1333, Dec. 1988.