A pipelined configurable gate array for embedded processors

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2003, Pages 21-29

  Lodi, Andrea ^a   Toma, Mario ^a   Campi, Fabio ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Energy; FPGA; Pipeline; Reconfigurable processor

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; ENERGY CONSERVATION; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; PIPELINE PROCESSING SYSTEMS; SILICON ON INSULATOR TECHNOLOGY; VERY LONG INSTRUCTION WORD ARCHITECTURE;

EMBEDDED PROCESSORS; PIPELINE CONFIGURABLE GATE ARRAY; RECONFIGURABLE PROCESSORS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0037673297     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/611817.611822     Document Type: Conference Paper

References (18)

1. Tensilica Inc. http://www.tensilica.com. 2001.
2. H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, A. Abnous, J.M. Rabaey, "A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications" In Proceedings of the 2000 IEEE International Solid State Circuits Conference.
3. P. Athanas and H. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, 26(3):11-18, March 1995.
4. C. Iseli and E. Sanchez. Spyder: a SURE (SUperscalar and REconfigurable) processor. Journal of Supercomputing, 9(3):231-252, 1995.
5. R. Razdan and M. Smith. A high-performance microarchitecture with hardware-programmable functional units. In Proceedings of the 27th Annual International Symposium on Microarchitecture, November 1994.
6. S. Hauck, T. Fry, M. Hosler, and J. Kao. The Chimaera reconfigurable functional unit. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp.87-96, Napa Valley, California, April 1997.
7. Z.A. Ye, N. Shenoy, and P. Banerjee, A C compiler for a processor with a reconfigurable functional unit. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, February 2000.
8. B. Kastrup, A. Bink, and J. Hoogerbrugge. ConCISe: A compiler-driven CPLD-based instruction set accelerator. In Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.92-100, Napa Valley, California, April 1999.
9. R. Wittig, and P. Chow. OneChip: An FPGA Processor With Reconfigurable Logic. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp.126-135, Napa Valley, California, March 1996.
10. J. Jacob, and P. Chow. Memory Interfacing and Instruction Specification for Reconfigurable Processors. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp.145-154, Monterey, California, February 1999.
11. T. Callahan, J. Hauser, and J. Wawrzynek. The Garp architecture and C compiler. IEEE Computer, 33(4):62-69, April 2000.
12. T. Callahan and J. Wawrzynek. Adapting software pipelining for reconfigurable computing. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2000.
13. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M Moe and R. Taylor. PipeRench: A reconfigurable architecture and compiler. In Computer, 33(4): 70-77, April 2000.
14. A. DeHon. DPGA-Coupled Microprocessors:Commodity ICs for the Early 21st Century. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp.31-39, Napa Valley, California, April 1994.
15. S. Trimberger, D. Carberry, S. Jhonson and J. Wong. A Time Multiplexed FPGA. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp.34-40, Napa Valley, California, April 1997.
16. A. La Rosa, L. Lavagno, C. Passerone "A software development tool chain for a reconfigurable processor" In Proceeding of the 2002 Int. Conf. on Compilers, Architecture and Synthesis for Embedded Systems.
17. F. Campi, R. Canegallo and R. Guerrieri. Ip-reusable 32-bit vliw risc core. In in Proceedings of the 27th European Solid State Circuits Conference, pages 456-459, 2001.
18. D. Patterson and J. Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1991.