On-chip antennas in silicon ICs and their application

IEEE Transactions on Electron Devices

Volumn 52, Issue 7, 2005, Pages 1312-1323

  Kenneth, K O ^a   Kim, Kihong ^b   Floyd, Brian A ^c   Mehta, Jesal L ^d   Yoon, Hyun ^e   Hung, Chih Ming ^f   Bravo, Dan ^g   Dickson, Timothy O ^h   Guo, Xiaoling ⁱ   Li, Ran ⁱ   Trichy, Narasimhan ^f   Caserta, Jim ^j   Bomstad II, Wayne R ⁱ   Branch, Jason ^e   Yang, Dong Jun ^a   Bohorquez, Jose ^k   Seok, Eunyoung ⁱ   Gao, Li ^l   Sugavanam, Aravind ⁱ   Lin, J J ⁱ   Chen, Jie ⁱ   Brewer, J E ⁱ   more..

^a University of Florida   (United States)

^b SAMSUNG Electronics   (South Korea)

^c IBM T J WATSON RESEARCH CENTER   (United States)

^d Axiom Microdevices Inc   (United States)

^e FREESCALE SEMICONDUCTOR INC   (United States)

^f TEXAS INSTRUMENTS   (United States)

^g Rockwell Semiconductor Systems   (United States)

^h UNIVERSITY OF TORONTO   (Canada)

ⁱ UNIVERSITY OF FLORIDA   (United States)

^j ANALOG DEVICES INC   (United States)

^k BitWave Semiconductor Inc   (United States)

^l SILICON LABORATORIES   (United States)

more..

Author keywords

BiCMOS; Clock distribution; CMOS; Data communication; On chip antenna; Silicon; Wireless

Indexed keywords

DATA COMMUNICATION SYSTEMS; ELECTRIC NETWORK ANALYZERS; SCATTERING PARAMETERS; SEMICONDUCTING SILICON; SUBSTRATES; TRANSMITTERS;

BICMOS; CLOCK DISTRIBUTION; ON CHIP ANTENNA;

CMOS INTEGRATED CIRCUITS;

EID: 23944439990     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2005.850668     Document Type: Article

References (58)

1. K. Washio, "SiGe HBT and BiCMOS technologies," in IEDM Tech. Dig., Dec. 2003, pp. 113-116.
2. D. L. Harame, D. C. Ahlgren, D. Coolbaugh, J. S. Dunn, G. Freeman, J. Gillis, R. Grove, G. Hendersen, R. Johnson, A. Joseph, S. Subbanna, A. Victor, K. Watson, C. Webster, and P. Zampardi, "Current status and future trends of SiGe BiCMOS technology," IEEE Trans. Electron Devices, vol. 48, no. 11, pp. 2575-2594, Nov. 2001.
3. M. Racanelli and P. Kempf, "SiGe BiCMOS technology for communication products," in Proc. IEEE 2003 Custom Integrated Circuits Conf., San Jose, CA, Sep. 2003, pp. 21-24.
4. T RFMOS and versatile, high-Q passive components for cost/ performance optimization," in IEDM Tech. Dig., Dec. 2003, pp. 39-42.
5. N. Zamdmer, A. Ray, J.-O. Plouchart, L. Wagner, N. Fong, K. A. Jenkins, W. Jin, P. Smeys, I. Yang, G. Shahidi, and F. Assaderghi, "A 0.13-μm SOI CMOS technology for low-power digital and RF applications," in VLSI Symp. Tech. Dig., Kyoto, Japan, Jun. 2001, pp. 12-14.
6. K. Benaissa, J.-Y. Yang, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhao, S. Tang, S. Ashburn, P. Madhani, T. Blythe, N. Mahalingam, and H. S. Schichijo, "RF CMOS on high-resistivity substrates for system-on-chip applications," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 567-576, Mar. 2003.
7. Y.-C. Ho, K. Kim, B. Floyd, C. Wann, Y. Taur, I. Lagnado, and K. K. O, "4-GHz and 13-GHz tuned amplifiers implemented in a 0.1-μm CMOS technology on SOI and SOS substrates," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2066-2073, Dec. 1998.
8. F. Ellinger, "26-42 GHz SOI low noise amplifier," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 522-528, Mar. 2004.
9. C.-M. Hung, L. Shi, I. Lagnado, and K. K. O, "A 25.9-GHz voltage-controlled oscillator fabricated in a CMOS process," in Proc. VLSI Symp. Circuits, Honolulu, HI, Jun. 2000, pp. 100-101.
10. L. M. Franca-Neto, R. Bishop, and B. Bloechel, "64 GHz and 100 GHz VCOs in 90 nm using optimum pumping method," in Tech. Dig. of Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2003, pp. 444-445.
11. M. Wetzel, L. Shi, K. Jenkins, P. R. de la Houssaye, Y. Taur, P. Asbeck, and I. Lagnado, "A 25.5 GHz silicon MOSFET 2:1 dynamic frequency divider," IEEE Microw. Guided Wave Lett., vol. 10, no. 10, pp. 421-423, Oct. 2000.
12. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594-601, Apr. 2004.
13. S. Reynolds, B. Floyd, U. Pfeiffer, and T. Zwick, "60 GHz transceiver circuits in SiGe bipolar technology," in Tech. Dig. of Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2003, pp. 442-443.
14. B. Warneke, M. Last, B. Liebowitz, and K. S. J. Pister, "Smart dust: Communicating with a cubic -millimeter Computer," Computer, vol. 34, no. 1, pp. 44-51, Jan. 2001.
15. J. Bouvier, Y. Thorigne, S. A. Hassan, M. Beviliet, and P. Senn, "A smart card CMOS circuit with magnetic power and communications interface," in Tech. Dig. of Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1997, pp. 296-297.
16. M. Usami, A. Sato, K. Sameshima, K. Watanabe, H. Yoshigi, and R. Imura, "Powder LSI: An ultra small RF identification chip for individual recognition applications," in Tech. Dig. of Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2003, pp. 444-445.
17. K. K. O, K. Kim, B. Floyd, J. Mehta, H. Yoon, C.-M. Hung, D. Bravo, T. Dickson, X. Guo, R. Li, N. Trichy, J. Caserta, W. Bomstad, J. Branch, D.-J. Yang, J. Bohorquez, L. Gao, A. Sugavanam, J.-J. Lin, J. Chen, F. Martin, and J. Brewer, "Wireless communication using integrated antennas" in Proc. Int. Interconnect Conf., San Francisco, CA, Jun. 2003, pp. 111-113.
18. A. Deutsch, H. Harrier, C. Surovic, G. Hellner, D. Edelstein, R. Goldblatt, G. Biery, N. Greco, D. Foster, E. Crabbe, L. Su, and P. Coteus, "Functional high-speed characterization and modeling of a six-layer copper wiring structure and performance comparison with aluminum on-chip interconnections," in IEDM Tech. Dig., Dec. 1998, pp. 295-298.
19. K. Kim and K. K. O, "Characteristics of integrated dipole antennas on bulk, SOI, and SOS substrates for wireless communication," in Proc. Int. Interconnect Conf., Jun. 1998, pp. 21-23.
20. K. Kim, H. Yoon, and K. K. O, "On-chip wireless interconnection with integrated antennas," in IEDM Tech. Dig., Dec. 2000, pp. 485-488.
21. J. J. Lin, L. Gao, A. Sugavanam, X. Guo, R. Li, J. E. Brewer, and K. K. O, "Integrated antennas on silicon substrates for communication over free space," IEEE Electron Device Lett., vol. 25, no. 4, pp. 196-198, Apr. 2004.
22. B. A. Floyd, K. Kim, and K. K. O, "Wireless interconnection in a CMOS IC with integrated antennas," in Int. Solid-State Circuits Conf. Tech. Dig., San Francisco, CA, Feb. 2000, pp. 328-329.
23. B. A. Floyd, C.-M. Hung, and K. K. O, "15-GHz wireless interconnect implemented in a 0.18-μm CMOS technology using integrated transmitters, receivers, and antennas," in Proc. VLSI Symp. Circuits, Kyoto, Japan, Jun. 2001, pp. 155-158.
24. F. Touati and M. Pons, "On-chip integration of dipole and VCO using standard BiCMOS technology for 10 GHz applications," in Proc. Eur. Solid-State Circuits Conf., Oct. 2003, pp. 494-497.
25. K. Kim, W. Bomstad, and K. K. O, "A plane wave model approach to understanding propagation in an intra-chip communication system," in Proc. IEEE AP-S Int. Symp. USNC/URSI National Radio Science Meeting, vol. 2, Boston, MA, Jul. 2001, pp. 166-169.
26. H. Yoon, K. Kim, and K. K. O, "Interference effects on integrated dipole antennas by a metal cover for an integrated circuit package," in Proc. IEEE AP-S Int. Symp. USNC/URSI National Radio Science Meeting, Salt Lake City, UT, Jul. 2000, pp. 782-785.
27. A. B. M. Harun-ur Rashid, S. Watanabe, T. Kikkawa, X. Guo, and K. K. O, "Interference suppression of wireless interconnection in Si integrated antenna," in Proc. Int. Interconnect Conf., San Francisco, CA, Jun. 2002, pp. 173-175.
28. X. Guo, R. Li, and K. K. O, "Design guidelines for reducing the impact of metal interference structures on the performance on-chip antennas," in Proc. IEEE AP-S Int. Symp. USNC/URSI National Radio Science Meeting, vol. 1, Columbus, OH, Jun. 2003, pp. 606-609.
29. R. Li, W. Bomstad, J. Caserta, X. Guo, and K. K. O, "Evaluation of integrated antennas for wireless connection between an integrated circuit and an off-chip antenna," in Proc. 2003 Int. Interconnect Conf., San Francisco, CA, Jun. 2003, pp. 120-122.
30. X. Guo, J. Caserta, R. Li, B. Floyd, and K. K. O, "Propagation layers for intra-chip wireless interconnection compatible with packaging and heat removal," in VLSI Symp. Tech. Dig., Honolulu, HI, Jun. 2002, pp. 36-37.
31. J. Mehta and K. K. O, "Switching noise of integrated circuits (ICs) picked up by a planar dipole antenna mounted near the ICs," IEEE Trans. Electro-Magnetic Compatibility, vol. 44, no. 5, pp. 282-290, May 2002.
32. D. Bravo, H. Yoon, K. Kim, B. Floyd, and K. K. O, "Estimation of the signal-to-noise ratio for on-chip wireless clock signal," in Proc. 2000 Int. Interconnect Technology Conf., San Francisco, CA, Jun. 2000, pp. 9-11.
33. T. O. Dickson, D. Bravo, and K. K. O, "Noise coupling to on-chip antennas," in 2002 IEEE Int. Symp. EMC, vol. 1, Minneapolis, MN, pp. 340-344.
34. T. O. Dickson, B. Floyd, and K. K. O, "Jitter in a wireless clock distribution system," in Proc. Int. Interconnect Technology Conf., San Francisco, CA, Jun. 2002, pp. 154-156.
35. J. Buechler, E. Kasper, P. Russer, and K. M. Strohm, "Silicon high-resistivity-substrate millimeter-wave technology," IEEE Trans. MTTS, vol. mtt-34, no. 12, pp. 1516-1521, Dec. 1986.
36. N. Camilleri and B. Bayraktaroglu, "Monolithic millimeter-wave IMPATT oscillator and active antenna," in 1988 IEEE MIT-S Dig., Jun. 1988, pp. 955-958.
37. G. Rebeiz, L. P. B. Katehi, W. Ali-Ahmad, G. Eleftheriades, and C. Ling, "Integrated horn antenna for millimeter-wave applications," IEEE Antennas Propagat. Mag., vol. 34, no. 1, pp. 7-16, Feb. 1992.
38. K. K. O, K. Kim, B. A. Floyd, J. Mehta, and H. Yoon, "Inter and intrachip wireless clock signal distribution using microwaves: A status of an initial feasibility study," in Government Microcircuit Applications Conf., Monterey, CA, Mar. 1999, pp. 306-309.
39. S. Watanabe, K. Kimoto, and T. Kikkawa, "Transient characteristics of integrated dipole antennas on silicon for ultra wide-band wireless interconnects," in 2004 IEEE AP-S Intl. Symp. and USNC/URSI National Radio Science Meeting, Monterey, CA, Jul. 2004, paper 84.4.
40. B. A. Floyd, C.-M. Hung, and K. K. O, "A 15-GHz wireless interconnect implemented in a 0.18-μm CMOS technology using integrated transmitters, receivers, and antennas," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 543-552, May 2002.
41. HP 8510C Network Analyzer Operating and Service Manual, Hewlett Packard, 1984.
42. K. Kim, "Design and Characterization of RF Components for Inter- and Intra-Chip Wireless Communication," Ph.D. dissertation, Univ. Florida, Gainesville, 2000.
43. A. B. M. H. Rashid, S. Watanabe, and T. Kikkawa, "High transmission gain integrated antenna on extremely high resistivity Si for ULSI wireless interconnect," IEEE Electron Device Lett., vol. 23, no. 12, pp. 731-733, Dec. 2002.
44. 2003 Int. Technology Roadmap for Semiconductors, SIA.
45. B. A. Floyd, "A CMOS Wireless Interconnect System for Multigigahertz Clock Distribution," Ph.D. dissertation, Univ. of Florida, Gainesville, 2001.
46. B. A. Floyd and K. K. O, "The projected power consumption of a wireless clock distribution system and comparison to conventional systems," in Proc. 1999 IITC, San Francisco, CA, Jun. 1999, pp. 248-251.
47. K.-N. Chen, M. Kobrinsky, B. Barnett, and R. Reif, "Comparisons of conventional, 3-D, optical, and RF-interconnects for on-chip clock distribution," IEEE Trans. Electron Devices, vol. 51, no. 2, pp. 233-239, Feb. 2004,
48. J. Branch, X. Guo, L. Gao, A. Sugavanam, J.-J. Lin, and K. K. O, "Wireless communication in a flip-chip package using integrated antennas on silicon substrates," IEEE Electron Device Lett., vol. 28, no. 2, pp. 115-117, Feb. 2005.
49. K. T. Chan, A. Chin, Y. B. Chen, Y.-D. Lin, T. S. Duh, and W. J. Lin, "Integrated antennas on Si, proton-implanted Si and Si-on-quartz," in IEDM Tech. Dig., Dec. 2-5, 2001, pp. 40.6.1-40.6.4.
50. M. Kaleja, A. Grubl, F. X. Sinnesbichler, G. R. Olbrich, K. M. Strohm, J.-F. Luy, and E. M. Biebl, "Si/SiGe HBT active integrated antenna on high resistivity silicon substrate," in 2000 IEEE MTT-S Dig., Jun. 2000, pp. 1899-1902.
51. J.-J. Lin, X. Guo, R. Li, J. E. Brewer, and K. K. O, "On-chip antenna gain measurements in different indoor and outdoor environments," in 2004 IEEE AP-S Int. Symp. and USNC/URSI National Radio Science Meeting, vol, 2, Monterey, CA, Jul. 2004; pp. 1611-1614,
52. J.-J. Lin, X. Guo, R. Li, J. Branch, J. E. Brewer, and K. K. O, "10 × improvement of power transmission over free space using integrated antennas on silicon substrates," in 2004 Custom Integrated Circuits Conf., Orlando, FL, Oct. 2004, pp. 697-700.
53. K. Kimoto, S. Watanabe, T. Kikkawa, P. S. Hall, and Y. Yuan, "Characteristics of fractal dipole antennas integrated on Si for ULSI wireless interconnects," in 2004 IEEE AP-S Int. Symp. and USNC/URSI National Radio Science Meeting, Monterey, CA, Jul. 2004, paper 121.5.
54. M. F. Chang, V. P. Roychowdhury, L. Zhang, H. Shin, and Q. Y. Qian, "RF/wireless interconnect for inter- and intra-chip communication," Proc. IEEE, vol. 89, no. 4, pp. 456-466, Apr. 2001.
55. W. Bomstad and K. K. O, "phase and amplitude distribution measurements using a compact test range applicable to wireless clock distribution," in Proc. IEEE AP-S Int. Symp. USNC/URSI National Radio Science Meeting, vol. 3, San Antonio, TX, Jul. 2002, pp. 726-729.
56. R. Li, X. Guo, and K. K. O, "A technique for incorporation of a heatsink for a system utilizing integrated," in Proc. Int. Interconnect Technology Conf., San Francisco, CA, Jun. 2004, pp. 160-162.
57. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chip," Proc. IEEE, vol. 88, pp. 728-749, Jun. 2000.
58. K. T. Chan, A. Chin, Y. D. Lin, C. Y. Chang, C. X. Zhu, M. F. Li, D. L. Kwong, S. McAlister, D. S. Duh, and W. J. Lin, "Integrated antennas on Si with over 100 GHz performance, fabricated using an optimized proton implantation process," IEEE Microw. Wireless Compon. Lett., vol. 13, pp. 487-489, Nov. 2003.