High transmission gain integrated antenna on extremely high resistivity Si for ULSI wireless interconnect

IEEE Electron Device Letters

Volumn 23, Issue 12, 2002, Pages 731-733

  Rashid, A B M H ^a,b   Watanabe, S ^a   Kikkawa, T ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

^b BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY   (Bangladesh)

Author keywords

High resistivity Si; Integrated antenna; Wireless interconnection

Indexed keywords

DIPOLE ANTENNAS; ELECTRIC CONDUCTIVITY; OPTIMIZATION; PROTONS; SEMICONDUCTING SILICON;

SILICON SUBSTRATES; WIRELESS INTERCONNECTION;

ULSI CIRCUITS;

EID: 0036929024     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2002.805754     Document Type: Letter

References (8)

1. M. T. Bohr and Y. A. El-Mansy, "Technology for advanced high-performance microprocessors," IEEE Trans. Electron Devices, vol. 45, pp. 620-625, Apr. 1998.
2. K. C. Saraswat and F. Mohammadi, "Effect of interconnection scaling on time delay of VLSI circuits," IEEE Trans. Electron Devices, vol. ED-29, pp. 645-650, 1982.
3. International Technology Roadmap for Semiconductors 2000 Updates, San Jose, CA, Interconnect, p. 4.
4. K. Kim, H. Yoon, and K. K. O. "On-chip wireless interconnection with integrated antenna," in IEDM Tech. Dig., 2000, pp. 485-488.
5. K. T. Chan, A. Chin, Y. B. Chen, Y. D. Lin, T. S. Duh, and W. J. Lin, "Integrated antenna on Si, proton-implanted Si, and Si-on-quartz," in IEDM Tech. Dig., 2001, pp. 903-906.
6. Y. H. Wu, A. Chin, K. H. Shih, C. C. Liao, S. C. Pai, and C. C. Chi, "Fabrication of very high resistivity Si with low loss and crosstalk," IEEE Electron Device Lett., vol. 21, pp. 394-396, July 2000.
7. F. Svelto, S. Deantoni, G. Montagna, and R. Castello, "Implementation of a CMOS LNA plus mixer for GPS applications with no external components," IEEE Trans. VLSI Syst., vol. 9, pp. 100-104, 2001.
8. C. A. Balanis, Antenna Theory. New York: Wiley, 1997, pp. 86-88.